nand and nor gates elec 311 digital logic and circuits dr. ron hayne images courtesy of cengage...
TRANSCRIPT
![Page 1: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/1.jpg)
NAND and NOR Gates
ELEC 311
Digital Logic and Circuits
Dr. Ron Hayne
Images Courtesy of Cengage Learning
![Page 2: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/2.jpg)
311_07 2
NAND and NOR Gates
![Page 3: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/3.jpg)
311_07 3
DeMorgan's Laws
(X ∙ Y)' = X' + Y' (X + Y)' = X' ∙ Y'
![Page 4: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/4.jpg)
311_07 4
Functionally Complete Set
Any function can be realized using only NAND gates
![Page 5: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/5.jpg)
311_07 5
SOP to NAND-NAND
G = WXY + YZ
![Page 6: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/6.jpg)
311_07 6
MOSFETs
NMOS(n-channel)
PMOS(p-channel)
OFF
ON
ON
OFF
![Page 7: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/7.jpg)
311_07 7
CMOS Inverter
![Page 8: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/8.jpg)
311_07 8
CMOS Inverter
OFF
ON
ON
OFF
+V (H = 1)
Vin Q1 Q2 Vout
0 (L) ON OFF 1 (H)
1 (H) OFF ON 0 (L)
+V (H = 1)
(L = 0) (L = 0)
![Page 9: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/9.jpg)
311_07 9
CMOS NAND Gate
A B Q1 Q2 Q3 Q4 F
L L
L H
H L
H H(L = 0)
(H = 1)
![Page 10: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/10.jpg)
311_07 10
CMOS NAND Gate
A B Q1 Q2 Q3 Q4 F
L L ON ON OFF OFF H
L H
H L
H H(L = 0)
(H = 1)
![Page 11: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/11.jpg)
311_07 11
CMOS NAND Gate
A B Q1 Q2 Q3 Q4 F
L L ON ON OFF OFF H
L H ON OFF OFF ON H
H L
H H(L = 0)
(H = 1)
![Page 12: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/12.jpg)
311_07 12
CMOS NAND Gate
A B Q1 Q2 Q3 Q4 F
L L ON ON OFF OFF H
L H ON OFF OFF ON H
H L OFF ON ON OFF H
H H(L = 0)
(H = 1)
![Page 13: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/13.jpg)
311_07 13
CMOS NAND Gate
A B Q1 Q2 Q3 Q4 F
L L ON ON OFF OFF H
L H ON OFF OFF ON H
H L OFF ON ON OFF H
H H OFF OFF ON ON L(L = 0)
(H = 1)
![Page 14: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/14.jpg)
311_07 14
CMOS NOR Gate
![Page 15: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/15.jpg)
311_07 15
Noise Margin
VOHminVIHmin
VOLmax
VILmax
![Page 16: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/16.jpg)
311_07 16
NMH = VOHmin - VIHmin = 4.4 V - 3.15 V = 1.25 V
NML = VILmax - VOLmax = 1.35 V - 0.1 V = 1.25 V
Electrical Characteristics
![Page 17: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/17.jpg)
311_07 17
Propagation Delay
![Page 18: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/18.jpg)
311_07 18
Propagation Delay
![Page 19: NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocument.in/reader035/viewer/2022062517/56649f265503460f94c3cf93/html5/thumbnails/19.jpg)
311_07 19
Summary
NAND and NOR Gates DeMorgan's Laws SOP to NAND-NAND MOSFETs CMOS Logic Gates
Inverter, NAND, NOR
Electrical Characteristics Noise Margin Propagation Delay