nmos fabrication 1. processing is carried out on a thin wafer cut from a single crystal of silicon...
TRANSCRIPT
![Page 1: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/1.jpg)
NMOS FABRICATION
1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities are introduced as the crystal is grown.
![Page 2: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/2.jpg)
2. A layer of silicon dioxide (Si02), typically 1 μm thick, is grown all over the surface of the wafer to protect the surface, act as a barrier to dopants during processing.
![Page 3: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/3.jpg)
3. The surface is now covered with a photo resist which is deposited onto the wafer and spun to achieve an even distribution of the required thickness.
![Page 4: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/4.jpg)
4. The photo resist layer is then exposed to ultraviolet light through a mask which defines those regions into which diffusion is to take place together with transistor channels. Assume, for example, that those areas exposed to ultraviolet radiation are polymerized (hardened), but that the areas required for diffusion are shielded by the mask and remain unaffected
![Page 5: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/5.jpg)
5. These areas are subsequently readily etched away together with the underlying silicon dioxide so that the wafer surface is exposed in the window defined by the mask
![Page 6: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/6.jpg)
6. The remaining photoresist is removed and a thin layer of Si02 (0.1 jlm typical) is grown over the entire chip surface and then polysilicon is deposited on top of this to form the gate structure.
![Page 7: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/7.jpg)
7. Further photo resist coating and masking allows the polysilicon to be patterned (as shown in Step 6) and then the thin oxide is removed to expose areas into which n-type impurities are to be diffused to form the source and drain as shown.
![Page 8: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/8.jpg)
8. Thick oxide (Si02) is grown over all again and is then masked with photoresist and etched to expose selected arcs of the polysilicon gate and the drain and source areas where connections (i.e. contact cuts) are to be made.
![Page 9: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/9.jpg)
9. The whole chip then has metal (aluminum) deposited over its surface to a thickness typically of 1μm. This metal layer is then masked and etched to form the required interconnection pattern.
![Page 10: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/10.jpg)
CMOS FABRICATION The p-well Process:
![Page 11: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/11.jpg)
![Page 12: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/12.jpg)
nWELL PROCESS:
![Page 13: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/13.jpg)
CMOS nWELL processing steps
![Page 14: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/14.jpg)
Cross sectional view of n-well CMOS inverter
![Page 15: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/15.jpg)
The Twin-Tub Process:
Steps in processing a wafer
![Page 16: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/16.jpg)
Twin tub has the following steps Tub formation Thin oxide construction Gate formation Source and drain implantations Contact cut definitions Metallization
![Page 17: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/17.jpg)
![Page 18: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/18.jpg)
LATCH-UP IN CMOS CIRCUITS:
Latch-up is a condition in which the parasitic components give rise to the establishment of low-resistance conducting paths between VDD and VSS with disastrous results. Careful control during fabrication is necessary to avoid this problem.
Latch-up may be induced by glitches on the supply rails or by incident radiation.
The mechanism involved may be understood by referring to Figure 2.21, which shows the key parasitic components associated with a p-well structure in which an inverter circuit.
![Page 19: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/19.jpg)
![Page 20: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/20.jpg)
There are, in effect, two transistors and two resistances (associated with the p-well and with regions of the substrate) which form a path between VDD and VSS.
If sufficient substrate current flows to generate enough voltage across RS to turn on transistor T1, this will then draw current through Rp and, if the voltage developed is sufficient, T2 will also turn on, establishing a self-sustaining low-resistance path between the supply rails.
If the current gains of the two transistors are such that β1 x β2 > 1, latch-up may occur. Equivalent circuits are given in Figure 2.22.
![Page 21: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/21.jpg)
16: Circuit Pitfalls
SLIDE 21
LATCHUP
n+
p substrate
p+
n well
A
YGND VDD
n+p+
substrate tapwell tap
n+ p+
n wellRsub
Rwell
Vsub
Vwell
Rsub
Rwell
Vsub
Vwell
Latchup: positive feedback leading to VDD – GND short Major problem for 1970’s CMOS processes before
it was well understood
Avoid by minimizing resistance of body to GND / VDD
Use plenty of substrate and well taps
![Page 22: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/22.jpg)
![Page 23: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/23.jpg)
![Page 24: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/24.jpg)
![Page 25: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/25.jpg)
LATCH-UP CIRCUIT FOR N-WELL PROCESS
![Page 26: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/26.jpg)
LATCHUP PREVENTION
Reducing the resistor values and reducing the gain of the parasitic transistors are the basis for eliminating latch up. This can be approached by
Latchup resistant CMOS process Layout techniques
![Page 27: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/27.jpg)
LATCH UP RESISTANT PROCESS (LAYOUT TECHNIQUES WILL BE PRESENTED IN THE FOLLOWING SECTION) :
Use of silicon starting-material with a thin epitaxial layer on top of a highly doped substrate. This decreases the value of the substrate resistor.
Retrograde well structure formed by a highly doped area at the bottom of the well and by lightly doping on the top portion of the well. This preserves good characteristics for the p-transistors and also reduces the well resistance deep in the well.
Increasing holding voltage above VDD such that latchup will not occur. It is hard to reduce the betas (gains) of the bipolar transistors.
![Page 28: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/28.jpg)
INTERNAL LATCHUP PREVENTION TECHNIQUE
Reducing Rsubstrate and Rwell by substrate contact. The following rules are presented to achieve this goal.
• Every well must have a substrate contact of the appropriate type.
• Every substrate contact should be connected to metal directly to a supply pad. Place substrate contacts as close as possible to the source connection of
transistors and connect them to supply rails (i.e., VSS for n-device, VDD for p-devices).
A very conservative rule would place one substrate contact for every supply connection. A less conservative rule is to place a substrate contact for every 5-10 transistors or every 25-100μm.
Lay out n- and p- transistors with packing of n-device toward VSS and packing of p-device toward VDD
![Page 29: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/29.jpg)
BICMOS
A known deficiency of MOS technology lies in the limited load driving capabilities of MOS transistors.
This is due to the limited current sourcing and current sinking abilities associated with both p- and n-transistors and although it is possible
![Page 30: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/30.jpg)
![Page 31: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/31.jpg)
![Page 32: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/32.jpg)
![Page 33: NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities](https://reader036.vdocument.in/reader036/viewer/2022062804/5697bf881a28abf838c89241/html5/thumbnails/33.jpg)