no. computer organization and architecture s.e. … · (a) draw and explain the functional block...
TRANSCRIPT
![Page 1: No. COMPUTER ORGANIZATION AND ARCHITECTURE S.E. … · (a) Draw and explain the functional block diagram of 8086.[7] (b) Explain the use of the following registers of 8086 CPU :[6]](https://reader030.vdocument.in/reader030/viewer/2022040921/5e99f874f5d1e13acb780316/html5/thumbnails/1.jpg)
Total No. of Questions—8] [Total No. of Printed Pages—2
Seat
No.[5559]-184
S.E. (Computer) (I Sem.) EXAMINATION, 2019
COMPUTER ORGANIZATION AND ARCHITECTURE
(2015 PATTERN)
Time : Two Hours Maximum Marks : 50
P.T.O.
CEGP0
1309
1
49.2
48.2
16.2
38 1
4/05
/201
9 09
:47:
13 st
atic
-238CEG
P013
091
49.2
48.2
16.2
38 1
4/05
/201
9 09
:47:
13 st
atic
-238
CEGP0
1309
1
49.2
48.2
16.2
38 1
4/05
/201
9 09
:47:
13 st
atic
-238
![Page 2: No. COMPUTER ORGANIZATION AND ARCHITECTURE S.E. … · (a) Draw and explain the functional block diagram of 8086.[7] (b) Explain the use of the following registers of 8086 CPU :[6]](https://reader030.vdocument.in/reader030/viewer/2022040921/5e99f874f5d1e13acb780316/html5/thumbnails/2.jpg)
[5559]-184 2
CEGP0
1309
1
49.2
48.2
16.2
38 1
4/05
/201
9 09
:47:
13 st
atic
-238CEG
P013
091
49.2
48.2
16.2
38 1
4/05
/201
9 09
:47:
13 st
atic
-238
CEGP0
1309
1
49.2
48.2
16.2
38 1
4/05
/201
9 09
:47:
13 st
atic
-238
![Page 3: No. COMPUTER ORGANIZATION AND ARCHITECTURE S.E. … · (a) Draw and explain the functional block diagram of 8086.[7] (b) Explain the use of the following registers of 8086 CPU :[6]](https://reader030.vdocument.in/reader030/viewer/2022040921/5e99f874f5d1e13acb780316/html5/thumbnails/3.jpg)
Total No. of Questions—8] [Total No. of Printed Pages—3
Seat
No. [5459]-184
S.E. (Computer) (I Semester) EXAMINATION, 2018
COMPUTER ORGANIZATION AND ARCHITECTURE
(2015 PATTERN)
Time : Two Hours Maximum Marks : 50
N.B. :— (i) Neat diagrams must be drawn wherever necessary.
(ii) Figures to the right side indicate full marks.
(iii) Use of calculator is allowed.
(iv) Assume suitable data if necessary.
1. (a) List the elements of Bus Design. Explain any two elements
of Bus Design. [6]
(b) Using Booth’s algorithm multiplies the following : [6]
Multiplicand = + 22
Multiplier = – 5 [6]
Or
2. (a) Draw and explain data flow of floating point addition. [6]
(b) Explain Direct cache mapping technique with its advantages
and disadvantages. [6]
3. (a) What are data transfer modes of DMA ? Explain any two
in detail. [6]
P.T.O.
CEGP0
1309
1
49.2
48.2
16.2
38 1
1/12
/201
8 09
:18:
16 st
atic
-238CEG
P013
091
49.2
48.2
16.2
38 1
1/12
/201
8 09
:18:
16 st
atic
-238
CEGP0
1309
1
49.2
48.2
16.2
38 1
1/12
/201
8 09
:18:
16 st
atic
-238
![Page 4: No. COMPUTER ORGANIZATION AND ARCHITECTURE S.E. … · (a) Draw and explain the functional block diagram of 8086.[7] (b) Explain the use of the following registers of 8086 CPU :[6]](https://reader030.vdocument.in/reader030/viewer/2022040921/5e99f874f5d1e13acb780316/html5/thumbnails/4.jpg)
[5459]-184 2
(b) Discuss the following I/O mechanisms for transferring data with
a neat flowchart : [6]
(i) Programmed I/O
(ii) Interrupt driven I/O
Or
4. (a) What is Machine Instruction ? Explain types of Machine
Instructions. [6]
(b) Explain the following addressing modes along with suitable
example : [6]
(i) Direct addressing
(ii) Indirect addressing
(iii) Displacement addressing mode
5. (a) Draw and explain the functional block diagram of 8086. [7]
(b) Explain the use of the following registers of 8086 CPU : [6]
(i) General purpose registers
(ii) Segment Register
(iii) Pointer and Index register
(iv) Flag Register
Or
6. (a) Draw and explain instruction cycle state diagram. [7]
(b) Compare superscalar and superpipelined approaches in superscalar
processor. [6]
CEGP0
1309
1
49.2
48.2
16.2
38 1
1/12
/201
8 09
:18:
16 st
atic
-238CEG
P013
091
49.2
48.2
16.2
38 1
1/12
/201
8 09
:18:
16 st
atic
-238
CEGP0
1309
1
49.2
48.2
16.2
38 1
1/12
/201
8 09
:18:
16 st
atic
-238
![Page 5: No. COMPUTER ORGANIZATION AND ARCHITECTURE S.E. … · (a) Draw and explain the functional block diagram of 8086.[7] (b) Explain the use of the following registers of 8086 CPU :[6]](https://reader030.vdocument.in/reader030/viewer/2022040921/5e99f874f5d1e13acb780316/html5/thumbnails/5.jpg)
[5459]-184 3 P.T.O.
7. (a) Explain the following instruction execution phases with suitable
example : [7]
(i) Fetch the instruction
(ii) Fetch the operand
(iii) Execute the instruction
(b) Draw and explain Microprogrammed Control Unit. [6]
Or
8. (a) Explain in detail the following microinstruction sequencing
techniques : [6]
(i) Single Address Fields
(ii) Variable Address Fields
(b) Name the different design methods for hardwired control units.
Explain in detail with any one design method. [7]
CEGP0
1309
1
49.2
48.2
16.2
38 1
1/12
/201
8 09
:18:
16 st
atic
-238CEG
P013
091
49.2
48.2
16.2
38 1
1/12
/201
8 09
:18:
16 st
atic
-238
CEGP0
1309
1
49.2
48.2
16.2
38 1
1/12
/201
8 09
:18:
16 st
atic
-238
![Page 6: No. COMPUTER ORGANIZATION AND ARCHITECTURE S.E. … · (a) Draw and explain the functional block diagram of 8086.[7] (b) Explain the use of the following registers of 8086 CPU :[6]](https://reader030.vdocument.in/reader030/viewer/2022040921/5e99f874f5d1e13acb780316/html5/thumbnails/6.jpg)
Seat
No.
CEGP0
1309
1
14.1
41.3
9.23
4 12
/05/
2017
09:
17:4
7 SE
RVER
36CEGP0
1309
1
14.1
41.3
9.23
4 12
/05/
2017
09:
17:4
7 SE
RVER
36CEG
P013
091
14.1
41.3
9.23
4 12
/05/
2017
09:
17:4
7 SE
RVER
36
![Page 7: No. COMPUTER ORGANIZATION AND ARCHITECTURE S.E. … · (a) Draw and explain the functional block diagram of 8086.[7] (b) Explain the use of the following registers of 8086 CPU :[6]](https://reader030.vdocument.in/reader030/viewer/2022040921/5e99f874f5d1e13acb780316/html5/thumbnails/7.jpg)
CEGP0
1309
1
14.1
41.3
9.23
4 12
/05/
2017
09:
17:4
7 SE
RVER
36CEGP0
1309
1
14.1
41.3
9.23
4 12
/05/
2017
09:
17:4
7 SE
RVER
36CEG
P013
091
14.1
41.3
9.23
4 12
/05/
2017
09:
17:4
7 SE
RVER
36
![Page 8: No. COMPUTER ORGANIZATION AND ARCHITECTURE S.E. … · (a) Draw and explain the functional block diagram of 8086.[7] (b) Explain the use of the following registers of 8086 CPU :[6]](https://reader030.vdocument.in/reader030/viewer/2022040921/5e99f874f5d1e13acb780316/html5/thumbnails/8.jpg)
CEGP0
1309
1
14.1
41.3
9.23
4 12
/05/
2017
09:
17:4
7 SE
RVER
36CEGP0
1309
1
14.1
41.3
9.23
4 12
/05/
2017
09:
17:4
7 SE
RVER
36CEG
P013
091
14.1
41.3
9.23
4 12
/05/
2017
09:
17:4
7 SE
RVER
36
![Page 9: No. COMPUTER ORGANIZATION AND ARCHITECTURE S.E. … · (a) Draw and explain the functional block diagram of 8086.[7] (b) Explain the use of the following registers of 8086 CPU :[6]](https://reader030.vdocument.in/reader030/viewer/2022040921/5e99f874f5d1e13acb780316/html5/thumbnails/9.jpg)
P.T.O.
Total No. of Questions—8] [Total No. of Printed Pages—2
Seat
No. [5252]-564
S.E. (Computer) (I Sem.) EXAMINATION, 2017
COMPUTER ORGANIZATION AND ARCHITECTURE
(2015 PATTERN)
Time : Two Hours Maximum Marks : 50
N.B. :— (i) Neat diagrams must be drawn wherever necessary.
(ii) Figures to the right side indicate full marks.
(iii) Use of calculator is allowed.
(iv) Assume suitable data if necessary.
1. (a) Multiply the following using Booth’ algorithm. [6]
Multiplicand = + 11
Multiplier = – 6
(b) Explain in brief RAID levels in detail. [6]
Or
2. (a) Explain in detail IEEE standards for representing floating point
numbers in the following formats.
(1) Single Precision
(2) Double Precision [6]
(b) Explain cache updating policies in detail. [6]
3. (a) What is the use of DMA ? Explain cycle stealing in DMA.[6]
(b) What is machine instruction ? Explain any three types of
operations. [6]
Or
4. (a) Compare memory mapped I/O and I/O mapped I/O. [06]
CEGP0
1309
1
49.2
48.2
16.2
38 0
7/12
/201
7 09
:24:
34
CEGP0
1309
1
49.2
48.2
16.2
38 0
7/12
/201
7 09
:24:
34
CEGP0
1309
1
49.2
48.2
16.2
38 0
7/12
/201
7 09
:24:
34
![Page 10: No. COMPUTER ORGANIZATION AND ARCHITECTURE S.E. … · (a) Draw and explain the functional block diagram of 8086.[7] (b) Explain the use of the following registers of 8086 CPU :[6]](https://reader030.vdocument.in/reader030/viewer/2022040921/5e99f874f5d1e13acb780316/html5/thumbnails/10.jpg)
[5252]-564 2
(b) Explain the following addressing modes with one example
each : [6]
(i) Displacement Addressing
(ii) Register Indirect
5. (a) List the features of 8086 microprocessor. [7]
(b) Write a short note on superscalar execution and superscalar
implementation. [6]
Or
6. (a) Explain the instruction pipelining. [6]
(b) Draw and explain architecture of 8086. [7]
7. (a) Write a control sequence for the following instruction for single
bus organization : ADD (R3), R1 [6]
(b) Explain in detail state table design method for hardwired control
design. [7]
Or
8. (a) Draw and explain in detail block diagram of hardwired control
unit. [7]
(b) List the applications of microprogramming. [6]
CEGP0
1309
1
49.2
48.2
16.2
38 0
7/12
/201
7 09
:24:
34
CEGP0
1309
1
49.2
48.2
16.2
38 0
7/12
/201
7 09
:24:
34
CEGP0
1309
1
49.2
48.2
16.2
38 0
7/12
/201
7 09
:24:
34
![Page 11: No. COMPUTER ORGANIZATION AND ARCHITECTURE S.E. … · (a) Draw and explain the functional block diagram of 8086.[7] (b) Explain the use of the following registers of 8086 CPU :[6]](https://reader030.vdocument.in/reader030/viewer/2022040921/5e99f874f5d1e13acb780316/html5/thumbnails/11.jpg)
Seat
No.
![Page 12: No. COMPUTER ORGANIZATION AND ARCHITECTURE S.E. … · (a) Draw and explain the functional block diagram of 8086.[7] (b) Explain the use of the following registers of 8086 CPU :[6]](https://reader030.vdocument.in/reader030/viewer/2022040921/5e99f874f5d1e13acb780316/html5/thumbnails/12.jpg)
![Page 13: No. COMPUTER ORGANIZATION AND ARCHITECTURE S.E. … · (a) Draw and explain the functional block diagram of 8086.[7] (b) Explain the use of the following registers of 8086 CPU :[6]](https://reader030.vdocument.in/reader030/viewer/2022040921/5e99f874f5d1e13acb780316/html5/thumbnails/13.jpg)