pll & dll design in simulink matlab

34
DESIGN AND SIMULATION OF PLL & DLL USING MATLAB SIMULINK MADE BY :- KARTIK PAL (131029)

Upload: kartik-pal

Post on 15-Apr-2017

924 views

Category:

Documents


19 download

TRANSCRIPT

Page 1: PLL & DLL DESIGN IN SIMULINK MATLAB

DESIGN AND SIMULATION OF PLL & DLL USING MATLAB SIMULINK

MADE BY :- KARTIK PAL

(131029)

kartik pal
Page 2: PLL & DLL DESIGN IN SIMULINK MATLAB

PHASE LOCKED LOOP (PLL)

Page 3: PLL & DLL DESIGN IN SIMULINK MATLAB

INTRODUCTION

What is a PLL? Block Diagram of PLL Parts of a PLL PLL Design in Simulink

• PLL Without divider design• Waveform• PLL With divider design• Waveform

Page 4: PLL & DLL DESIGN IN SIMULINK MATLAB

What is a PLL? A phase lock loop (PLL) is a control

system that generates an output signal whose phase is related to the phase of an input signal

Page 5: PLL & DLL DESIGN IN SIMULINK MATLAB

Block Diagram

Page 6: PLL & DLL DESIGN IN SIMULINK MATLAB

Parts of a PLL Phase Detector Filter Voltage Controlled Oscillator Programmable Counter/Divider

Page 7: PLL & DLL DESIGN IN SIMULINK MATLAB

Parts of a PLL Phase Detector

Acts as comparator Produces a voltage proportional to the phase

difference between input and output signal Voltage becomes a control signal

Page 8: PLL & DLL DESIGN IN SIMULINK MATLAB

Parts of a PLL Filter

Determines dynamic characteristics of PLL Specify Capture Range (bandwidth) Specify Tracking Range

Receives signal from Phase Detector and filters accordingly

Page 9: PLL & DLL DESIGN IN SIMULINK MATLAB

Parts of a PLL Voltage Controlled Oscillator

Set tuning range Set noise margin Creates low noise clock oscillation

Page 10: PLL & DLL DESIGN IN SIMULINK MATLAB

Divider Divides the VCO output by the degree of the open

loop gain Feedback loop allows phase comparison

Parts of a PLL

Page 11: PLL & DLL DESIGN IN SIMULINK MATLAB

PLL Design in SimulinkPLL Without Divider design

Page 12: PLL & DLL DESIGN IN SIMULINK MATLAB

WaveformInput signal

Page 13: PLL & DLL DESIGN IN SIMULINK MATLAB

Phase Detector

Page 14: PLL & DLL DESIGN IN SIMULINK MATLAB

Control signal

Page 15: PLL & DLL DESIGN IN SIMULINK MATLAB

Synthesized Signal

Page 16: PLL & DLL DESIGN IN SIMULINK MATLAB

Spectrum Analyser

Page 17: PLL & DLL DESIGN IN SIMULINK MATLAB

PLL With Divider Design

Page 18: PLL & DLL DESIGN IN SIMULINK MATLAB

WaveformInput signal

Page 19: PLL & DLL DESIGN IN SIMULINK MATLAB

Phase Detector

Page 20: PLL & DLL DESIGN IN SIMULINK MATLAB

Control signal

Page 21: PLL & DLL DESIGN IN SIMULINK MATLAB

Synthesized Signal

Page 22: PLL & DLL DESIGN IN SIMULINK MATLAB

Spectrum Analyser 1

Page 23: PLL & DLL DESIGN IN SIMULINK MATLAB

DELAY LOCKED LOOP (DLL)

Page 24: PLL & DLL DESIGN IN SIMULINK MATLAB

INTRODUCTION What is a DLL? Block Diagram of DLL Parts of a DLL DLL Design in Simulink

• DLL design• Waveform

Page 25: PLL & DLL DESIGN IN SIMULINK MATLAB

What is DLL?

A delay-locked loop (DLL) is a digital circuit similar to a Phase-Locked Loop (PLL), with the main difference being the absence of an internal  voltage-controlled oscillator(VCO), replaced by a voltage-controlled delay line (VCDL).

Page 26: PLL & DLL DESIGN IN SIMULINK MATLAB

Block Diagram

Page 27: PLL & DLL DESIGN IN SIMULINK MATLAB

Parts of a PLL Phase Detector(PD) Charge pump(CP) Loop Filter(LF) Voltage Controlled Delay Line(VCDL)

Page 28: PLL & DLL DESIGN IN SIMULINK MATLAB

Parts of a DLL Phase Detector(PD)

Acts as comparator Produces a voltage proportional to the phase

difference between input and output signal Voltage becomes a control signal

Page 29: PLL & DLL DESIGN IN SIMULINK MATLAB

Parts of a DLL Charge Pump(CP)

• The outputs of the PD are directly connected to the inputs of CP, and CP prepares the input of LF which is proportional to the width of the PD output signals (inputs of CP).

• In Matlab Simulink, a simple adder can be used to model CP

Page 30: PLL & DLL DESIGN IN SIMULINK MATLAB

Parts of a DLL Loop Filter(LF)

• Loop filter is a simple integrator that performs integral of the output signals from CP.

• In the other word the loop filter’s capacitor gets charged or discharged if there is a time lead or time lag between the reference signal and the output of the delay line.

Page 31: PLL & DLL DESIGN IN SIMULINK MATLAB

Parts of a DLLVoltage Controlled Delay Line(VCDL)

• Voltage controlled delay line (VCDL) includes a chain of delay cells.

• Usually all of the delay cells have the same structure.

• In locked condition, the output of the last delay stage is exactly one cycle lagged from the reference clock (Vin).

Page 32: PLL & DLL DESIGN IN SIMULINK MATLAB

DLL Design in Simulink

Page 33: PLL & DLL DESIGN IN SIMULINK MATLAB

WaveformInput signal & Output signal

Page 34: PLL & DLL DESIGN IN SIMULINK MATLAB