plls and coded telemetry systems - homepages at wmuhomepages.wmich.edu/~johnson/ece5950/pdf/jun 14...

PLLs and Coded Telemetry Systems Objectives today: Phase Locked Loops The basic loop Transfer function Example Coded Telemetry Systems u ,x, y, ũ Error vector e Block-coded systems Tree-coded systems Viterbi tree example

Upload: others

Post on 09-Apr-2020

0 views

Category:

Documents

0 download

Report

Download

Embed Size (px):

TRANSCRIPT

PLLs and Coded Telemetry Systems

Objectives today:

Phase Locked Loops

The basic loop

Transfer function

Example

Coded Telemetry Systems

u ,x, y, ũ

Error vector e

Block-coded systems

Tree-coded systems

Viterbi tree example

Page 2: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Getting A Phase Reference

Page 3: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Phase-Locked Loops (Chapter 3 Quickly)

Page 4: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Phase-Locked Loops

Page 5: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Phase-Locked Loops

Page 6: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Phase-Locked Loops

Page 7: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Phase-Locked Loops

Page 8: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Phase-Locked Loops

Page 9: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Two-Way Telemetry Link

Page 10: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Two-Way Telemetry Link

Coded Telemetry Systems

Block-Coded Systems

Page 15: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Tree-Coded Systems

Page 16: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Tree-Coded Systems

Page 17: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Viterbi Tree

Page 18: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Viterbi Tree Example

Page 19: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Viterbi Tree Example

PLLs For Freq Synths Pres - Public - PDF

Cyclone Handbook Volume 1, Chapter 6. Using PLLs in Cyclone Devices

Unconventional PLLs

More Antenna Noise & Report #2 - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 7 ECE5950.pdf · 2017. 6. 7. · — antenna noise temperature, K — noise power density

Gardner Ieee Charge Pump Plls

Homepages at WMUhomepages.wmich.edu/~acareywe/dilemmaofaghost.pdf · Created Date: 2/11/2014 9:43:44 PM

E&M Fundamentals Reviewhomepages.wmich.edu/~johnson/ece5950/PDF/May 12 ECE5950.pdfApplied Electromagnetics: Wentworth 11/26/07, (a) = — (b) 1-1+ H a + joc where ap IS In the direction

1 Chapter 9 Phase-Locked Loops 9.1 Basic Concepts 9.2 Type-I PLLs 9.3 Type-II PLLs 9.4 PFD/CP Nonidealities 9.5 Phase Noise in PLLs 9.6 Loop

Clock Networks and PLLs - Altera · Clock Networks and PLLs in Arria 10 Devices 4 2013.12.02 A10-CLKPLL Subscribe Send Feedback Thischapterdescribestheadvancedfeaturesofhierarchicalclocknetworksandphase

Manual Placement of CMU PLLs and ATX PLLs in Stratix IV GX … · 2020-04-25 · Check the placement of the CMU PLL and if needed, manually place the transmitter PLL in the middle

LECTURE 170 – APPLICATIONS OF PLLS AND FREQUENCY DIVIDERS (PRESCALERS)pallen.ece.gatech.edu/Academic/ECE_6440/Summer_2003/L170-FreqS… · ... APPLICATIONS OF PLLS AND FREQUENCY

Chapter 5: Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 9 ECE5950.pdfS+e.pS A modulated carrier, both PCM/PSK/PM and represented mathematically

LECTURE 170 – APPLICATIONS OF PLLS AND FREQUENCY …users.ece.gatech.edu/pallen/Academic/ECE_6440/Summer_2003/L170... · ... APPLICATIONS OF PLLS AND FREQUENCY DIVIDERS (PRESCALERS)

NXP Semiconductors Data Sheet: Technical Data support · 2018-01-11 · – Phase Locked Loops (PLLs) – Low Jitter Digital PLLs • System debug, protection, and power management

Lecture 22: PLLs and DLLs

Working with PLLs in PrimeTime - Zimmer Design … · 2013-03-11 · Working with PLLs in PrimeTime ... “launch” is accomplished with the set_clock_latency command, so the commands

LMK04100 Family Clock Jitter Cleaner with Cascaded PLLs (Rev. B)

Using APEX 20K & APEX 20KE PLLs in the Quartus ...flex.phys.tohoku.ac.jp/riron/vhdl/up1/altera/wp/pllwp.pdfAltera Corporation Using APEX 20K & APEX 20KE PLLs in the Quartus Software

Using PLLs in Stratix Devices - extras.springer.comextras.springer.com/2001/978-0-306-47635-8/an/an200.pdf · (5) PLLs 7, 8, 9, and 10 have two output ports per PLL. PLLs 1, 2, 3,

i.MX Hardware Design Guide and Board Bring Up - NXP · 2020. 9. 11. · • MIPI, HDMI, SATA, PCIE, LVDS, USB, PLLs Power to misc Peripherals (NVCC_PLL_OUT) • USD, PLLs, 24 MHz

PLLs in High Performance Systems_final

ISSCC SESSION ANALOG TECHNIQUES AND PLLs ...ece.tamu.edu/~spalermo/ecen689/Schinkel_Nauta_ISSCC07...ISSCC 2007/ SESSION 17 / ANALOGTECHNIQUESAND PLLs/173 17.7 ADouble-Tail Latch-Type

LMK04000 Family Precision Clock Conditioner with Dual PLLs

Oversampling Converters and PLLs - UiO

Biologically motivated pitch detector by using PLLs and

Synchronization in networks of mutually delay-coupled ... · brief introduction to PLLs and derive a phase model for N delay-coupled PLLs with arbitrary coupling topology. In section

Plls 2sr v2 0 Parity Case Cubing 2014

Clock Networks and PLLs in Arria 10 Devices - Altera · PDF fileClock Networks and PLLs in Arria 10 Devices 4 ... CYCLONE, ENPIRION, MAX ... 2014.08.18 Hierarchical Clock Networks

Introduction to PLLs - · PDF file1 Introduction to PLLs Behzad Razavi Electrical Engineering Department University of California, Los Angeles

Deep Space Telecom - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/May 8 ECE5950.pdfI in the Deep-space Telecom System Design (TSD) document. View Narrated DyKnow Presentations

Manual Placement of CMU PLLs and ATX PLLs in Stratix IV … · for the manual placement of CMU PLLs. ATX PLL Placement Requirement ... Example Scenario of Transmitter PLL Placement

Clock Generator with Dual PLLs, Spread Spectrum, and ... · Clock Generator with Dual PLLs, Spread Spectrum, and Margining Data Sheet AD9577 Rev. A Document Feedback Information furnished

Ece5950 Tut3 Icc

Clock Networks and PLLs in Arria 10 Devices...Clock Networks and PLLs in Arria 10 Devices 4 2014.08.18 A10-CLKPLL Subscribe Send Feedback This chapter describes the advanced features

ISSCC 2007 / SESSION 17 / ANALOG TECHNIQUES AND PLLs / 17