project process flow final
TRANSCRIPT
![Page 1: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/1.jpg)
Fabrication of general purpose gratings
Submitted by Guided by Vaibhav Rana Prof. K.N. Bhat Prof. Navakanta Bhat
Indian Institute of Science (IISc), Bangalore
![Page 2: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/2.jpg)
Introduction•The resolution of a photoresist pattern begins to blur at around 45 nm half-pitch. For the semiconductor industry, therefore, multiple patterning was introduced for the 32 nm half-pitch node and below.•Sidewall Image Transfer (SIT) it is a technique which required optical lithography to obtain sub micron line width. •It comes under a class of technologies called as Multiple patterning for manufacturing integrated circuits (ICs), developed for photolithography to enhance the feature density. •The beauty of this method is that it uses optical lithography for patterning which makes it industry favorable.• For proving the positive traits of this technique I have compares it with conventional E-beam Lithography.
![Page 3: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/3.jpg)
• Silicon Wafer (4 inch)a. 100 orientationb. P-typec. One side polished
• Cleaned by RCA method to remove surface contamination
CLEANED SILICON WAFER
![Page 4: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/4.jpg)
• Thermally Silicon Oxide is grown over cleaned wafer.a. Approach is WET oxidation and named as Pyrogenic oxidation.b. Targeted thickness is 1 micron
SILICON WAFER
SILICON OXIDE
![Page 5: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/5.jpg)
• Above the Silicon Oxide deposit silicon.a. Poly-Silicon by LPCVD at high temperature.b. Amorphous-Silicon by PECVD at low temperature.c. Directly use SOI (Silicon On Insulator) wafer.
• Thickness is 1 micron
SILICON WAFER
SILICON OXIDE
Poly-SILICON/A-SILICON/Device-SILICON
![Page 6: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/6.jpg)
• By using optical Lithography write the lines over Photoresist coated layered wafer.•I have lines of width 1 micron with 1 micron gaps in between.
SILICON WAFER
SILICON OXIDE
Poly-SILICON/A-SILICON/Device-SILICONPhoto Resist
MASK
UV
![Page 7: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/7.jpg)
• Patterned Photoresist
SILICON WAFERSILICON OXIDE
Poly-SILICON/A-SILICON/Device-SILICONPhoto ResistPhoto Resist Photo Resist Photo Resist Photo Resist
![Page 8: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/8.jpg)
Microscopic image after Photo Lithography
![Page 9: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/9.jpg)
• Now do the etching of deposited silicon using patterned photoresist as a hard mask.
a. To maintain the anisotropy etching is done by RIE (Reactive Ion Etching) technique.
SILICON WAFERSILICON OXIDE
SiliconPhoto ResistPhoto Resist Photo Resist Photo Resist Photo Resist
Silicon Silicon Silicon Silicon
![Page 10: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/10.jpg)
• As photoresist is hard and organic material so it can’t be affected by silicon etching gases.•To do further processing this leftover photoresist should be removed first
a. I have used RIE only for photoresist removal.
SILICON WAFERSILICON OXIDE
Silicon Silicon Silicon Silicon Silicon
![Page 11: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/11.jpg)
Patterned SOI
![Page 12: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/12.jpg)
Patterned LPCVD-Si
![Page 13: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/13.jpg)
Patterned PECVD-Si
![Page 14: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/14.jpg)
• Next step is to deposit Silicon Nitride conformally over the patterned Silicon• Done by LPCVD method• Thickness is 600 nm
SILICON WAFER
SILICON OXIDESilicon Silicon Silicon Silicon Silicon
Silicon NitrideSilicon Nitride
![Page 15: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/15.jpg)
LPCVD Silicon Nitride deposition(SOI)
![Page 16: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/16.jpg)
LPCVD Silicon Nitride deposition(LPCVD-Si)
![Page 17: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/17.jpg)
LPCVD Silicon Nitride deposition(PECVD-Si)
![Page 18: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/18.jpg)
• Now by RIE blanket etch the deposited Silicon Nitride • Targeted thickness is 600 nm.
SILICON WAFER
SILICON OXIDESilicon Silicon Silicon Silicon Silicon
![Page 19: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/19.jpg)
Silicon Nitride etch (SOI)
![Page 20: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/20.jpg)
Silicon Nitride etch (LPCVD-Si)
![Page 21: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/21.jpg)
• Further remove the exposed patterned Silicon.a. RIE technique is usedb. Targeted thickness is 1 micron
![Page 22: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/22.jpg)
Silicon Nitride etch(SOI)
![Page 23: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/23.jpg)
Silicon Nitride etch (LPCVD-Si)
![Page 24: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/24.jpg)
• Moving further I have etched Silicon oxidea. To maintain anisotropy I have used RIE methodb. Targeted thickness is 1 micron.
![Page 25: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/25.jpg)
Silicon Oxide etch(SOI)
![Page 26: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/26.jpg)
Silicon Oxide etch(LPCVD-Silicon)
![Page 27: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/27.jpg)
• Now moving towards I have etched Bulk Silicona. By RIE to maintain anisotropic profileb. Targeted thickness 1 micron
SILICON WAFER
![Page 28: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/28.jpg)
Bulk Silicon etch (SOI)
![Page 29: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/29.jpg)
Bulk Silicon etch (LPCVD)
![Page 30: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/30.jpg)
• Now at final step I have removed stacked hard mask so there are only silicon gratings left on the wafer.
a. By Wet etching approachb. Using Buffered Oxide Etchant
SILICON WAFER
![Page 31: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/31.jpg)
Stack hard mask etched (SOI)
![Page 32: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/32.jpg)
Stack hard mask etched (LPCVD)
![Page 33: Project process flow final](https://reader036.vdocument.in/reader036/viewer/2022062503/589cf4fa1a28abcc258b5af3/html5/thumbnails/33.jpg)
Thank You