rcim 2008 - - hartes_ferrara
TRANSCRIPT
![Page 1: RCIM 2008 - - hArtes_Ferrara](https://reader035.vdocument.in/reader035/viewer/2022062706/557c1fe2d8b42a925b8b48e8/html5/thumbnails/1.jpg)
The hardware application platform of the hArtes project
Università degli Studi di Ferrara - Dipartimento di Fisica
RCIM - Milano – December 19th, 2008
![Page 2: RCIM 2008 - - hArtes_Ferrara](https://reader035.vdocument.in/reader035/viewer/2022062706/557c1fe2d8b42a925b8b48e8/html5/thumbnails/2.jpg)
2
hArtes’ main goal: support, with appropriate tools, the development of complex applications on embedded heterogeneous reconfigurable systems.
Our hardware platform provides a number of heterogeneous computing sub-systems, such as DSPs, general-purpose CPUs and configurable elements (in the shape of FPGAs).
Demonstrators for the applications:mainly in the audio realm support for high-quality I/O audio subsystems on the platform.
Roles of the FPGAs in the platform architecture:• one FPGA-based subsystem supports the complex I/O system for audio streams, moving audio signals from/to platform shared memory with full hardware support;• two high-end FPGAs, tightly coupled to traditional processors, make up the reconfigurable core of the processor, whose exploitation will be made possible to designers without specific FPGA know-how by the hArtes software tools.
The hardware application platform of the hArtes project
![Page 3: RCIM 2008 - - hArtes_Ferrara](https://reader035.vdocument.in/reader035/viewer/2022062706/557c1fe2d8b42a925b8b48e8/html5/thumbnails/3.jpg)
3
Demonstrator applications are currently focused on two fields:• audio applications for advanced Car Information Systems (CIS)• immersive audio (e.g., Teleconferencing).
These fields require different levels of complexity:computational load ranging from 2 to more than 10 Gflops;I/O requirements ranging from few low-quality audio channels up to 64/32 high-quality, digital audio channels (24 bits per sample at 48/96 KHz sampling rate).
Key features required by the applications:(1) integrate several elements of an heterogeneous computer architecture and provide sufficient interconnection between them to support tightly-coupled computational tasks;(2) support a modular system structure, starting from a simple and cheap entry-level configuration and extending to more performing systems (up to a computational power of some tens of Gflops);(3) an architecture in which new processing elements (that is, additional heterogeneous components) can be incorporated in a compatible way at a later stage of the design process;(4) provide adequate I/O channels, both general purpose (e.g., USB, Ethernet) and with specific standards applicable for audio signal processing (e.g., ADAT lightpipe).
Application requirements
![Page 4: RCIM 2008 - - hArtes_Ferrara](https://reader035.vdocument.in/reader035/viewer/2022062706/557c1fe2d8b42a925b8b48e8/html5/thumbnails/4.jpg)
4
Main Boardarchitecture
hArtes hardware platform overview
![Page 5: RCIM 2008 - - hArtes_Ferrara](https://reader035.vdocument.in/reader035/viewer/2022062706/557c1fe2d8b42a925b8b48e8/html5/thumbnails/5.jpg)
5
XilinxXC4VFX100
![Page 6: RCIM 2008 - - hArtes_Ferrara](https://reader035.vdocument.in/reader035/viewer/2022062706/557c1fe2d8b42a925b8b48e8/html5/thumbnails/6.jpg)
6
Main board with all daughter boards
BACK
FRONT
![Page 7: RCIM 2008 - - hArtes_Ferrara](https://reader035.vdocument.in/reader035/viewer/2022062706/557c1fe2d8b42a925b8b48e8/html5/thumbnails/7.jpg)
7
Main board layout
BACK
FRONT
![Page 8: RCIM 2008 - - hArtes_Ferrara](https://reader035.vdocument.in/reader035/viewer/2022062706/557c1fe2d8b42a925b8b48e8/html5/thumbnails/8.jpg)
8
(320)
Floorplan of the XC4VFX100 device
(320,not used)
(128)
Fixed function IPs area
Re-programmable area
Internal organization of the BCE FPGA
![Page 9: RCIM 2008 - - hArtes_Ferrara](https://reader035.vdocument.in/reader035/viewer/2022062706/557c1fe2d8b42a925b8b48e8/html5/thumbnails/9.jpg)
9
Actual internal organization
Re-programmable area
Fixed function IPs area
![Page 10: RCIM 2008 - - hArtes_Ferrara](https://reader035.vdocument.in/reader035/viewer/2022062706/557c1fe2d8b42a925b8b48e8/html5/thumbnails/10.jpg)
10
(Preliminary) MOLEN architecture support in the BCEFor a description of the MOLEN architecture, please visit the TU-Delft CE website: http://ce.et.tudelft.nl/MOLEN
![Page 11: RCIM 2008 - - hArtes_Ferrara](https://reader035.vdocument.in/reader035/viewer/2022062706/557c1fe2d8b42a925b8b48e8/html5/thumbnails/11.jpg)
11
The plaftorm @ work:the audio demo developed for the 2nd hArtes review
![Page 12: RCIM 2008 - - hArtes_Ferrara](https://reader035.vdocument.in/reader035/viewer/2022062706/557c1fe2d8b42a925b8b48e8/html5/thumbnails/12.jpg)
12
The plaftorm @ work:the audio demo developed for the 2nd hArtes review
MOTU ADAT interface
PC
opticalfibres
![Page 13: RCIM 2008 - - hArtes_Ferrara](https://reader035.vdocument.in/reader035/viewer/2022062706/557c1fe2d8b42a925b8b48e8/html5/thumbnails/13.jpg)
13
The plaftorm @ work:the audio demo developed for the 2nd hArtes review
audio streaming support (64 audio channels in + 64 out)
![Page 14: RCIM 2008 - - hArtes_Ferrara](https://reader035.vdocument.in/reader035/viewer/2022062706/557c1fe2d8b42a925b8b48e8/html5/thumbnails/14.jpg)
14
The plaftorm @ work:the audio demo developed for the 2nd hArtes review
audio streaming support (64 audio channels in + 64 out)
Audio streaming(input push,output pull)
Audio bufferingInterruptsfor all 64+64 channels
Fully performed athard(firm)-ware level
Soft-configurable
![Page 15: RCIM 2008 - - hArtes_Ferrara](https://reader035.vdocument.in/reader035/viewer/2022062706/557c1fe2d8b42a925b8b48e8/html5/thumbnails/15.jpg)
15
Conclusions
• We developed an hardware platform to suit the requirements of the toolchain and demonstrator applications for the hArtes project.
• The hardware platform is currently ready for the integration with the toolchain and with the MOLEN architecture.
• In the future we plan to develop an improved version of the platform, using feedbacks provided by the experience of the first application tests; performance improvements are also foreseen, as we plan to deploy four BCEs on a new system (depending of applications requirements).
AcknowledgmentsThis work is sponsored by the hArtes project (IST-035143), supported by the Sixth Framework Programme of the European Community under the thematic area ”Embedded Systems”.