Report copyright - EMITTER-COUPLED LOGICece.uprm.edu/~mtoledo/web/4207/S2014/ecl.pdf · R Q 1 Q 2-V EE v IN V REF v C1 Q 3 I E3 v O I R EE R EE R 3 R 4 Example: Use the above circuit design an ECL gate
Please pass captcha verification before submit form