Report copyright - Designing PCB Footprint for EPC eGaN FETs and ICs · 2018-11-16 · • Datasheet shows a LGA land pad design with a 1362 µm x 180 µm pad. • A ±45 µm registration tolerance
Please pass captcha verification before submit form
Please pass captcha verification before submit form