Report copyright - Cadence Layout for SRAM Phase I - Bill Hungbillhung.net/ee141/pdf/PhaseI_Cadence.pdfExploring Cadence Transistor Sizes NMOS Table 3 Actual NMOS Size for Phrase I Name Width x Height
Please pass captcha verification before submit form