Report copyright - Speedster7t Clock and Reset Architecture User Guide (UG083) · Programmable PLL with fractional-N divide and spread-spectrum clock generation Wide range of output frequencies supported:
Please pass captcha verification before submit form