Report copyright - Xilinx Virtex-6 Libraries Guide for Schematic Designs...BUFHCE Primitive:Clockbufferforasingleclockingregionwith clockenable BUFIO Primitive:LocalClockBufferforI/O BUFIODQS Primitive:DifferentialClockInputforTransceiver
Please pass captcha verification before submit form