Report copyright - EE 4271 VLSI Design1 Logic Synthesis. Starts from RTL description in HDL or Boolean expressions Outputs a standard cell netlist EE 4271 VLSI Design2
Please pass captcha verification before submit form
Please pass captcha verification before submit form