Report copyright - Integrating Gen-Z in Server Class RISC-V Processors · – Should support a minimum of 1K outstanding transactions on the coherency interface to support inherent SCM media latencies
Please pass captcha verification before submit form