Report copyright - Wideband RF PLL fractional/integer frequency synthesizer ...content/translations/en.DM00108283.pdf · 14 VDD_CP Supply voltage for Charge Pump bias This pin must be connected to VREG_VCO
Please pass captcha verification before submit form