review of what i’ve done
DESCRIPTION
Review of what I’ve done. Peter Lee 2012.9.25. What I’ve done in this summer. Learned the method to decide optimal size Partial implementation of control circuit. Combine boost converter with front end circuit.(Alec). Method to Find Optimal Size. Find the intersection of loss and Cvsquare. - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: Review of what I’ve done](https://reader036.vdocument.in/reader036/viewer/2022062423/568144fe550346895db1ca26/html5/thumbnails/1.jpg)
Review of what I’ve done
Peter Lee2012.9.25
![Page 2: Review of what I’ve done](https://reader036.vdocument.in/reader036/viewer/2022062423/568144fe550346895db1ca26/html5/thumbnails/2.jpg)
What I’ve done in this summer
• Learned the method to decide optimal size• Partial implementation of control circuit.• Combine boost converter with front end
circuit.(Alec)
![Page 3: Review of what I’ve done](https://reader036.vdocument.in/reader036/viewer/2022062423/568144fe550346895db1ca26/html5/thumbnails/3.jpg)
Method to Find Optimal Size
• Find the intersection of loss and Cvsquare
4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 300
100
200
300
400
500
600
nMOS (nW)
Series1 Series2 Series3
4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 300
100
200
300
400
500
600
700
800
pMOS (nW)
Series1 Series2 Series3
![Page 4: Review of what I’ve done](https://reader036.vdocument.in/reader036/viewer/2022062423/568144fe550346895db1ca26/html5/thumbnails/4.jpg)
Control Circuit v1
![Page 5: Review of what I’ve done](https://reader036.vdocument.in/reader036/viewer/2022062423/568144fe550346895db1ca26/html5/thumbnails/5.jpg)
4 Bits Dual Side Shift Register
![Page 6: Review of what I’ve done](https://reader036.vdocument.in/reader036/viewer/2022062423/568144fe550346895db1ca26/html5/thumbnails/6.jpg)
TN Width Controller V1
![Page 7: Review of what I’ve done](https://reader036.vdocument.in/reader036/viewer/2022062423/568144fe550346895db1ca26/html5/thumbnails/7.jpg)
TN Width Controller Table
![Page 8: Review of what I’ve done](https://reader036.vdocument.in/reader036/viewer/2022062423/568144fe550346895db1ca26/html5/thumbnails/8.jpg)
Control circuit v2
![Page 9: Review of what I’ve done](https://reader036.vdocument.in/reader036/viewer/2022062423/568144fe550346895db1ca26/html5/thumbnails/9.jpg)
TN Width Controller V2
![Page 10: Review of what I’ve done](https://reader036.vdocument.in/reader036/viewer/2022062423/568144fe550346895db1ca26/html5/thumbnails/10.jpg)
Up Down Counter
1. Complement the LSB2. If all lower significant
bits are 1 or 0, complement this bit
3. Logic Design P.273
![Page 11: Review of what I’ve done](https://reader036.vdocument.in/reader036/viewer/2022062423/568144fe550346895db1ca26/html5/thumbnails/11.jpg)
TFF
![Page 12: Review of what I’ve done](https://reader036.vdocument.in/reader036/viewer/2022062423/568144fe550346895db1ca26/html5/thumbnails/12.jpg)
Problems
![Page 13: Review of what I’ve done](https://reader036.vdocument.in/reader036/viewer/2022062423/568144fe550346895db1ca26/html5/thumbnails/13.jpg)
Integration
• It works. 94% of power transfer on my circuit. Yet, not optimal.
• Control circuit’s loss was not included.
![Page 14: Review of what I’ve done](https://reader036.vdocument.in/reader036/viewer/2022062423/568144fe550346895db1ca26/html5/thumbnails/14.jpg)
Conclusion
• Even though spending much time on wrong device, I figured out the whole structure, and the way to implement my goal.
• Modify only a small part of the circuit, v2 can be complete.