s1d13781 display controller s5u13781p00c100 … sheets/epson pdfs...s1d13781 display controller...
TRANSCRIPT
S1D13781 Display Controller
S5U13781P00C100 Evaluation Board User
Manual
SEIKO EPSON CORPORATION Rev. 1.3
NOTICE
No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any lia-bility of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or cir-cuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.
All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.
©SEIKO EPSON CORPORATION 2009 - 2010, All rights reserved.
Evaluation board/kit and Development tool important notice
1. This evaluation board/kit or development tool is designed for use for engineering evaluation, demonstration, or develop-ment purposes only. Do not use it for other purpose. It is not intended to meet the requirement of design for finished prod-uct.
2. This evaluation board/kit or development tool is intended for use by an electronics engineer, and it is not the product for consumer. The user should use this goods properly and safely. Seiko Epson dose not assume any responsibility and liabil-ity of any kind of damage and/or fire coursed by usage of it. User should cease to use it when any abnormal issue occurs even during proper and safe use.
3. The part used for this evaluation board/kit or development tool is changed without any notice.
Table of Contents
Chapter 1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5Chapter 2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6Chapter 3 Installation and Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.1 CNF[2:0] Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . 73.2 Configuration Switches . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83.3 Configuration Jumpers . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93.4 Zero Ohm Resistor Configuration . . . . . . . . . . . . . . . . . . . . . . . 113.5 Power Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
3.5.1 IOVDD, COREVDD, PLLVDD . . . . . . . . . . . . . . . . . . . . . . . . . . . 113.5.2 3.3V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113.5.3 Backlight Power Supply for LCD Panel . . . . . . . . . . . . . . . . . . . . . . . 11
3.6 LED Status Indicators . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Chapter 4 Connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144.1 CN1, CN2 Panel Interface Connector . . . . . . . . . . . . . . . . . . . . . 144.2 CN3, CN4 Host Bus Interface Connector . . . . . . . . . . . . . . . . . . . . 144.3 P1, P2 Connecting to the Epson S5U13U00P00C100 USB Adapter Board . . . . . . 15
Chapter 5 Technical Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175.1 Current Measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . 175.2 Oscillator Support for CLKI input . . . . . . . . . . . . . . . . . . . . . . 175.3 Hardware Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Chapter 6 Parts List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Chapter 7 Schematic Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22Chapter 8 Board Layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27Chapter 9 References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
9.1 Documents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 299.2 Document Sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3) EPSON 3
4 EPSON S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3)
Chapter 1 Introduction
Chapter 1 IntroductionThis manual describes the setup and operation of the S5U13781P00C100 Evaluation Board. The evaluation board is designed as an evaluation platform for the S1D13781 Display Controller.
The S5U13781P00C100 evaluation board can be used with many native platforms via the host connector which provides the appropriate signals to support a variety of CPUs. The S5U13781P00C100 evaluation board can also connect to the S5U13U00P00C100 USB Adapter board so that it can be used with a laptop or desktop computer, via USB 2.0.
This user manual is updated as appropriate. Please check the Epson Research and Development Website at www.erd.epson.com for the latest revision of this document before beginning any development.
We appreciate your comments on our documentation. Please contact us via email at [email protected].
S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3) EPSON 5
Chapter 2 Features
Chapter 2 FeaturesThe S5U13781P00C100 Evaluation Board includes the following features:
• QFP 100pin S1D13781F00A100 Display Controller
• Headers for connection to various Host Bus Interfaces including termination switching for un-used pins
• Headers for connection to the S5U13U00P00C100 USB Adapter board
NoteThe SPI interface is not available when the S5U13781P00C100 evaluation board is used with the S5U13U00P00C100 USB adapter board.
• Headers for connection to various LCD panels
• On-board 24MHz crystal (EPSON SG-210 or RIVER ELETEC FCXO-05)
• 14-pin DIP socket (if an oscillator for CLKI input is required)
• 5.0V input power
• On-board voltage regulator with 1.5V output, for CORE/PLLVDD
• On-board voltage regulator with adjustable 1.5~3.8V output, for IOVDD
• On-board voltage regulator with 3.3V output, for on-board OSC
• On-board voltage regulator with adjustable 12~30V output, 350~100mA max., to provide power for LED back-light of LCD panels.
6 EPSON S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3)
Chapter 3 Installation and Configuration
SP
Chapter 3 Installation and ConfigurationThe S5U13781P00C100 evaluation board incorporates a DIP switch, jumpers, and 0 ohm resistors which allow it to be used with a variety of different configurations.
3.1 CNF[2:0] Configuration
The S1D13781 has 3 configuration inputs CNF[2:0], which are used to configure the S1D13781 host interface type through DIP switch SW1. Depending on the CNF[2:0] setting, some host interface pins will not be used. Those pins should be terminated by SW2 and SW3.
Note1. For SW2~3, the setting must be Off if there is no suggestion in table. 2. For JP105~109, the setting must be 1-2 if there is no suggestion in table. 3. Low means internal pull-down for address bus active. 4. The SPI interface is not available when the S5U13781P00C100 evaluation board is used with the
S5U13U00P00C100 USB adapter board.
Table 3-1: Host Interface Pin Mapping1D13781 in Name
Direct 16-bitMode 1
Direct 16-bitMode 2
Indirect 16-bitMode 1
Indirect 16-bitMode 2 Direct 8-bit Indirect 8-bit SPI
(note 4)CNF[2:0] 000 001 010 011 100 101 111
CS# CS# CS# CS# CS# CS# CS# CS#WR# WR# RDU# WR# RDU# WR# WR# SCKRD# RD# RDL# RD# RDL# RD# RD# SW2-3=OnUB# UB# WRU# UB# WRU# SW2-1=On SW2-1=On SW2-1=OnLB# LB# WRL# LB# WRL# SW2-2=On SW2-2=On SW2-2=OnAB0 TE (JP108 2-3) TE (JP108 2-3) TE (JP108 2-3) TE (JP108 2-3) AB0 TE (JP108 2-3) TE (JP108 2-3)AB1 AB1 AB1 P/C# P/C# AB1 P/C# Low
AB[18:2] AB[18:2] AB[18:2] Low Low AB[18:2] Low LowDB0 DB0 DB0 DB0 DB0 DB0 DB0 SIDB1 DB1 DB1 DB1 DB1 DB1 DB1 SO
DB[7:2] DB[7:2] DB[7:2] DB[7:2] DB[7:2] DB[7:2] DB[7:2] SW2-5~10=OnDB8 DB8 DB8 DB8 DB8 TE (JP109 2-3) SW3-1=On SW3-1=On
DB[15:9] DB[15:9] DB[15:9] DB[15:9] DB[15:9] SW3-2~8=On SW3-2~8=On SW3-2~8=On
S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3) EPSON 7
Chapter 3 Installation and Configuration
3.2 Configuration Switches
The S5U13781P00C100 evaluation board includes the following switch blocks which control the functions described in Table 3-2: “Switch Settings”. For jumper locations on the evaluation board, see Figure 3-1: “Configu-ration Switch and Jumper Locations (Red)” on page 10.
Table 3-2: Switch Settings
Switch bit On Off Comment
SW1
1 CNF0 is Pull Up (1) CNF0 is Pull Down (0)CNF[2:0] configuration. See Table 3-1: “Host Interface Pin Mapping”2 CNF1 is Pull Up (1) CNF1 is Pull Down (0)
3 CNF2 is Pull Up (1) CNF2 is Pull Down (0)4 not used not used
SW2
1 UB# is Pull Up UB# is not tied
Host interface pin termination when not used pin. See Table 3-1: “Host Interface Pin Mapping”
2 LB# is Pull Up LB# is not tied3 RD# is Pull Up RD# is not tied4 not used not used5 DB2 is Pull Down DB2 is not tied6 DB3 is Pull Down DB3 is not tied7 DB4 is Pull Down DB4 is not tied8 DB5 is Pull Down DB5 is not tied9 DB6 is Pull Down DB6 is not tied
10 DB7 is Pull Down DB7 is not tied
SW3
1 DB8 is Pull Down DB8 is not tied2 DB9 is Pull Down DB9 is not tied3 DB10 is Pull Down DB10 is not tied4 DB11 is Pull Down DB11 is not tied5 DB12 is Pull Down DB12 is not tied6 DB13 is Pull Down DB13 is not tied7 DB14 is Pull Down DB14 is not tied8 DB15 is Pull Down DB15 is not tied
= suggested settings
8 EPSON S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3)
Chapter 3 Installation and Configuration
3.3 Configuration Jumpers
The S5U13781P00C100 evaluation board includes the following 2-pin, 3-pin and 4-pin jumper blocks which control the functions described in Table 3-3: “2-Pin Jumper Settings”, Table 3-4: “3-Pin Jumper Settings” and Table 3-5: “4-Pin Jumper Setting”. For jumper locations on the evaluation board, see Figure 3-1: “Configuration Switch and Jumper Locations (Red)” on page 10.
NoteFor normal S5U13781P00C100 operation, JP102 should be in Position 1-2. Also, when using the S5U13781P00C100 with the S5U13U00P00C100, JP102 should be in Position 1-2 (JP1 on the S5U13U00P00C100 must be in Position 1-2). For IOVDD current measurement, JP102 should be removed.
NoteThe SPI interface is not available when the S5U13781P00C100 evaluation board is used with the S5U13U00P00C100 USB adapter board.
Table 3-3: 2-Pin Jumper Settings
Jumper Position 1-2 No Jumper (Open)JP101 Connect COREVDD Power Supply Connect a current meter for power measurement
JP102 NOTE Connect HIOVDD Power Supply to S5U13U00P00C100 No HIOVDD Power Supply to S5U13U00P00C100
JP103 Connect IOVDD Power Supply Connect a current meter for power measurementJP104 Connect PLLVDD Power Supply Connect a current meter for power measurementJP400 P12V is disabled P12V is enabledJP500 On board OSC (SG-210) is disabled On board OSC (SG-210) is enabled
= suggested settings
Table 3-4: 3-Pin Jumper Settings
Jumper Position 1-2 Position 2-3 OffJP105 WR# is from P1 and CN3 WR# is from P2 WR# is not connectedJP106 DB0 is from P1 and CN3 DB0 is from P2 DB0 is not connectedJP107 DB1 is from P1 and CN3 DB1 is from from P2 DB1 is not connectedJP108 AB0 is AB0 AB0 is TE AB0 is not connectedJP109 DB8 is DB8 DB8 is TE DB8 is not connected
JP501 Power supply for clock DIP Socket is connected with 3.3V
Power supply for clock DIP Socket is connected with 5V
Power supply for clock DIP Socket is not connected
= suggested settings
Table 3-5: 4-Pin Jumper SettingJumper Position 1-2 Position 3-4
JP502 CLKI is connected with on board OSC (24MHz)
CLKI is connected with clock DIP socket
S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3) EPSON 9
Chapter 3 Installation and Configuration
Figure 3-1: Configuration Switch and Jumper Locations (Red)
= suggested settings
Table 3-5: 4-Pin Jumper Setting
JP400 JP101 JP104 JP103
JP102
JP501JP500
JP105JP106JP107JP108JP109
SW3SW1 SW2
10 EPSON S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3)
Chapter 3 Installation and Configuration
3.4 Zero Ohm Resistor Configuration
Between the S5U13U00P00C100 connector (P1, P2) and the S1D13781 there are zero ohm resistors. Resistor R346 is not populated.
3.5 Power Requirements
3.5.1 IOVDD, COREVDD, PLLVDD
The S5U13781P00C100 evaluation board is designed to generate COREVDD, PLLVDD and IOVDD from 5V via the S5U13U00P00C100 USB adapter board or connector CN4. Since PLLVDD and COREVDD must be same, these two voltages are generated by one voltage regulator, separated by an inductance. 5V must be supplied from the S5U13U00P00C100 or CN4. HIOVDD for the S5U13U00P00C100 should be supplied from the S5U13781P00C100 (both JP102 on the S5U13781P00C100 evaluation board and JP1 on the S5U13U00P00C100 USB adapter board should be set to position 1-2). These power supplies are adjustable. See Table 3-6: “S5U13781P00C100 Power Mapping” for detail.
3.5.2 3.3V
The S5U13781P00C100 evaluation board is designed to generate 3.3V for on board OSC from 5V via the S5U13U00P00C100 USB adapter board or connector CN4. 5V must be supplied from the S5U13U00P00C100 or CN4. The 3.3V power supply is fixed output. See Table 3-6: “S5U13781P00C100 Power Mapping” for detail.
3.5.3 Backlight Power Supply for LCD Panel
The S5U13781P00C100 evaluation board is designed to generate backlight power supply for LCD panel from 5V via the S5U13U00P00C100 USB adapter board or connector CN4. The 5V must be supplied from the S5U13U00P00C100 or CN4. This power supply is adjustable. See Table 3-6: “S5U13781P00C100 Power Mapping” for detail.
Table 3-6: S5U13781P00C100 Power MappingName Purpose Adj. Range
COREVDD S1D13781 COREVDD 1.5V Fixed— 1.5V
PLLVDD S1D13781 PLLVDD 1.5V FixedIOVDD\ S1D13781 IOVDD 1.8/3.3V Typical VR1 1.5~3.8V
3.3V SG-210 VDD 3.3V Fixed — 3.3VP12V Backlight for panel, 12V Typical VR2 12~30V
S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3) EPSON 11
Chapter 3 Installation and Configuration
Figure 3-2: Voltage Adjustment Locations (Red)
VR2VR1
12 EPSON S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3)
Chapter 3 Installation and Configuration
3.6 LED Status Indicators
The S5U13781P00C100 evaluation board has 3 LED status indicators which provide a quick visual status of the following conditions as described in Table 3-7: “LED Status Indicators”.
Figure 3-3: LED Locations (Red)
Table 3-7: LED Status Indicators
LED Color Signal CommentHB RED HEARTBEAT HEARTBEAT from the S5U13U00P00C100
ENUM ORANGE ENUMARETED ENUMARETED from the S5U13U00P00C100POWER GREEN 5V 5.0V is present from the S5U13U00P00C100 or CN4
ENUMHB
POWER
S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3) EPSON 13
Chapter 4 Connectors
Chapter 4 Connectors
4.1 CN1, CN2 Panel Interface Connector
The LCD interface uses the VS, HS, DE, PCLK and PDT[23:0] pins. All signals on these pins are available on connectors CN1 and CN2.
Connectors CN1 and CN2 are 0.1” x 0.1”, 40-pin headers (20 x 2) for CN1, 16-pin headers (8 x 2) for CN2. See Figure 4-1: “Host and Panel Bus Connector Location (CN1, CN2, CN3, CN4)” on page 15 for the location of these connectors. For the pinout of connectors CN1 and CN2, see Section Chapter 7, “Schematic Diagrams” on page 22.
4.2 CN3, CN4 Host Bus Interface Connector
All S1D13781 host interface pins are available on connectors CN3 and CN4. This allows the S5U13781P00C100 evaluation board to be connected to a variety of development platforms. For S1D13781 host interface pin mapping, see Table 3-1: “Host Interface Pin Mapping,” on page 7.
See Figure 4-1: “Host and Panel Bus Connector Location (CN1, CN2, CN3, CN4)” on page 15 for the location of host bus connectors CN3 and CN4. CN3 and CN4 are 0.1” x 0.1” 26-pin header (13x2). For the pinout of connectors CN3 and CN4, see Section Chapter 7, “Schematic Diagrams” on page 22.
14 EPSON S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3)
Chapter 4 Connectors
Figure 4-1: Host and Panel Bus Connector Location (CN1, CN2, CN3, CN4)
4.3 P1, P2 Connecting to the Epson S5U13U00P00C100 USB Adapter Board
The S5U13781P00C100 evaluation board is designed to connect to a S5U13U00P00C100 USB Adapter Board. The USB adapter board provides a simple connection to any computer via a USB 2.0 connection. The S5U13781P00C100 directly connects to the USB adapter board through connectors P1 and P2.
NoteThe SPI interface is not available when the S5U13781P00C100 evaluation board is used with the S5U13U00P00C100 USB adapter board.
The S5U13U00P00C100 USB adapter board supplies the 5V power required by the S5U13781P00C100 evaluation board. The S5U13781P00C100 evaluation board then supplies the HIOVDD for the S5U13U00P00C100 USB adapter board. Therefore, both JP102 on the S5U13781P00C100 evaluation board and JP1 on the S5U13U00P00C100 USB adapter board should be set to position 1-2.
CN2
CN3,CN4
CN1
S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3) EPSON 15
Chapter 4 Connectors
When the S5U13781P00C100 is connected to the S5U13U00P00C100 USB Adapter board, there are 2 LEDs on the S5U13781P00C100 which provide a quick visual status of the USB adapter. HB (D300) blinks to indicate that the USB adapter board is active. ENUM (D301) turns on to indicate that the USB has been enumerated by the PC.
The following diagram shows the location of connectors P1 and P2. P1 and P2 are 2mm x 2mm, 40-pin headers (20 x 2) located on the underside of the board.
Figure 4-2: USB Adapter Connector Locations (P1, P2)
For the pinout of connectors P1 and P2, see Section Chapter 7, “Schematic Diagrams” on page 22.
NoteA windows driver must be installed on the PC when the S5U13781P00C100 is used with the S5U13U00P00C100 USB Adapter Board. The S1D13xxxUSB driver is available at www.erd.epson.com.
P1, P2
16 EPSON S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3)
Chapter 5 Technical Description
Chapter 5 Technical Description
5.1 Current Measurement
Current measurement can be performed individually for the following S1D13781 power supplies: COREVDD, PLLVDD, IOVDD. For a details on which jumper block is used for each power supply, refer to Table 3-3: “2-Pin Jumper Settings,” on page 9.
To measure current for a particular S1D13781 power supply, remove the corresponding jumper shunt and place an ammeter on the jumper terminals to measure the current draw. Use the lowest possible range for the measurement to minimize loading from the ammeter.
For IOVDD current measurement, shunts for JP102 and JP103 should be removed and an ammeter connected across JP103. For IOVDD current measurement while using the S5U13U00C100, the JP102 shunt must be removed because the S5U13781P00C100 supplies HIOVDD for the S5U13U00P00C100 via JP102. JP1 on S5U13U00P00C100 must be set to position 2-3.
NoteAttaching an ammeter while doing other tests can cause a voltage drop across the ammeter and may produce in-valid test results.
5.2 Oscillator Support for CLKI input
The S5U13781P00C100 evaluation board has an on-board 24MHz oscillator (Y1) which drives the input for the S1D13781 CLKI pin. The CLKI source can also be provided by DIP socket (Y2) which accepts 3.3V or 5V 14-pin DIP oscillators based on JP501.
The CLKI source selection is determined by jumper setting on JP502. For details on configuring the CLKI source, refer to Table 3-5: “4-Pin Jumper Setting,” on page 9.
S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3) EPSON 17
Chapter 5 Technical Description
5.3 Hardware Reset
The S5U13781P00C100 evaluation board has an on-board reset IC which drives the RESET# input pin on the S1D13781. This occurs when push button SW4 is pressed.
Figure 5-1: Reset Switch (SW4) Location
SW4
18 EPSON S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3)
Chapter 6 Parts List
Chapter 6 Parts List
Table 6-1 : S5U13781P00C100 Parts List
Item Qty Reference Part Description Manufacture Part No. / Comments
1 1 U1 S1D13781F LCD Controller QFP15-100 0.5mm Pitch EPSON S1D13781F
2 1 U2 TPS73615DRB Single Channel LDO Fixed TI TPS73615DRB
3 1 U3 TPS73633DRB Single Channel LDO Fixed TI TPS73633DRB
4 1 U4 TPS73601DRB Single Channel LDO Adjustable TI TPS73601DRB
5 1 U5 LM2733YMF 0.6MHz Boost Converters With 40V Internal FET Switch NS LM2733YMF
6 1 U6 SN74LVC1G126DCK SINGLE BUS BUFFER SC70-5 TI SN74LVC1G126DCK
7 1 U7 TPS3801-01DCKRSUPPLY VOLTAGE
SUPERVISORS Vref 1.14V Delay 200ms
TI TPS3801-01DCKR
8 1 C415 GRM1552C1H101JZ01D cap 100p 1005 MURATA
9 1 C123 GRM155B11H 102KA01D cap 1000p 1005 MURATA
10 3 C404, C409, C414 GRM155B11E103KA01D cap 10n 1005 MURATA
11 14
C102, C104, C106, C108, C110, C112, C114, C116, C118, C120, C501, C503, C505, C507
GRM155B11E103KA01D cap 0.01u 1005 MURATA
12 21
C101, C103, C105, C107, C109, C111, C113, C115, C117, C119, C121, C400, C402, C405, C407, C410, C412, C500,
C502, C504, C506
GRM155R71C104KA88D cap 0.1u 1005 MURATA
13 1 C416 GRM21BB31E 475KA75L cap 4.7u 16v 2012 MURATA
14 1 C417 GRM32ER71H475KA88L cap 4.7u 50v 3225 MURATA
15 7C122, C401, C403, C406,
C408, C411, C413
GRM21BB31C106KE15L cap 10u 16v 2012 MURATA
S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3) EPSON 19
Chapter 6 Parts List
16 45
R300, R301, R302, R303, R304, R305, R306, R307, R308, R309, R310, R311, R312, R314, R315, R316, R317, R318, R319, R320, R321, R322, R323, R324, R326, R327, R328, R329, R330, R331, R332, R333, R334, R335, R336, R337, R338, R339, R340, R341, R342, R343,
R344, R345, R508
ERJ-1GE0R00C res 0 0603 Panasonic
17 2 R325, R500 RK73Z2ATTD res 0 2012 KOA
18 2 R367, R368 RK73B1JTTD 331J res 330 1608 KOA
19 1 R369 RK73B1JTTD 621J res 620 1608 KOA
20 20
R101, R102, R103, R350, R351, R352, R353, R354, R355, R356, R357, R358, R359, R360, R361, R362, R363, R364, R365, R366
ERJ-1GEJ102C res 1k 0603 Panasonic
21 1 R404 RK73H1JTTD 1202F res 12k 1608 KOA
22 1 R401 RK73B1JTTD 223J res 22k 1608 KOA
23 5 R104, R105, R106, R400, R504 RK73B1JTTD 473J res 47k 1608 KOA
24 2 R402, R403 RK73B1JTTD 104J res 100k 1608 KOA
25 3 R502, R503, R505 MCR006YZPF33R0 res 33 1% 0603 ROHM
26 1 R506 RK73H1JTTD 5621F res 5.62k 1% 1608 KOA
27 1 R507 RK73H1JTTD 4532F res 45.3k 1% 1608 KOA
28 2 R313, R501 NM res NM 0603 not mounted
29 2 VR1, VR2 ST-2TA200k(204) SMD Trimming Potentiometer 200k COPAL ST-2TA200k(204)
30 1 D300 SML-310VT LED red 1608 ROHM SML-310VT
31 1 D301 SML-310DT LED orange 1608 ROHM SML-310DT
Table 6-1 : S5U13781P00C100 Parts List
Item Qty Reference Part Description Manufacture Part No. / Comments
20 EPSON S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3)
Chapter 6 Parts List
32 1 D302 SML-310PT LED green 1608 ROHM SML-310PT
33 1 D400 MBR0540 DIODE SCHOTTKY 40V 0.5A SOD123 ON Semiconductor MBR0540
34 3 L101, L102, L500 BLM21P FERRITE CHIP 220 OHM 2000mA 0805 MURATA BLM21P
35 1 L400 LQH32CN100K23L INDUCTOR 10UH 10% 300MA 1210 MURATA LQH32CN100K23L
36 1 Y1 SG-210SCB 24MHz or FCXO-05 24MHz CRYSTAL OSCILLATOR 24MHz EPSON SG-210SCB 24MHz or
RIVER ELETEC FCXO-05 24MHz
37 1 Y2 J143D-GT IC Socket 14pin DIP JC J143D-GT
38 1 CN1 HIF3FC-40PA-2.54DSA Box Connector 2.54mm 40pin HIROSE
39 1 CN2 HIF3H-16PA-2.54DSA Pin Header 2.54mm 16pin HIROSE
40 2 CN4, CN3 TCHM23-70-026SM2-000R Pin Header 2.54mm 26pin SMD TOKIWA
41 6JP101, JP102, JP103, JP104, JP400, JP500
PRPN021PAEN 2mm 2 pos Jumper SULLINS
42 6JP105, JP106, JP107, JP108, JP109, JP501
PRPN031PAEN 2mm 3 pos Jumper SULLINS
43 1 JP502 PRPN022PAEN 2mm 2x2 pos Jumper SULLINS
44 2 P1, P2 PRPN202MAMS-RC Pin Header 2mm 40pin SMD SULLINS
45 1 SW1 CHS-04A Slide Switch 4bit COPAL
46 1 SW2 CHS-10A Slide Switch 8bit COPAL
47 1 SW3 CHS-08A Slide Switch 10bit COPAL
48 1 SW4 SKRKAEE010 SMD Tactile Switches 3.9x2.9x2.0mm ALPS
49 3 TH1, TH2, TH3 0.9mm dia Through Hole 0.9mm dia -
50 4 TP1, TP2, TP3, TP4 HK-2-S Test Point MAC8
51 12
SH101, SH102, SH103, SH104, SH105, SH106, SH107, SH108, SH109, SH400, SH501, SH502
SPN02SYBN-RC .079 in. Jumper Shunt SULLINS
52 2 - EP-6 Spacer M3x6mm MAC8
53 2 - 3M-5 Screw M3x5mm MAC8
Table 6-1 : S5U13781P00C100 Parts List
Item Qty Reference Part Description Manufacture Part No. / Comments
S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3) EPSON 21
Chapter 7 Schematic Diagrams
Chapter 7 Schematic Diagrams
Figure 7-1: S5U13781P00C100 Schematics (1 of 5)
5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
AB
0
DB8
AB
0P
DB8
P
DB0
DB1
DB1
PW
R#P
DB0
P
PD
T14
PDT5
PDT3D
B1P
AB18
AB11
GP
IO2
GP
IO0
DB
4
AB15
AB7
DB
8
AB0P
PD
T22
PD
T18
AB5
AB3
PD
T20
AB9AB8
AB2
PDT2
AB13
CN
F0
PD
T16
PDT11
DB
13
DB
0
AB0
CN
F2
DB
10
AB10
AB6
PD
T17
PDT1
AB1
PD
T15
PDT10
PDT0
DB
6
DB
3
DB
1
PD
T19
PDT9
DB
14
DB
5
AB17
CN
F1
DB
2
AB16
DB0
P
GP
IO1
PDT6
DB
15
DB
11
PD
T13
PDT4
AB4
PDT12
DB
9
DB
7
AB14
PD
T21
PDT8PDT7
DB
12
AB12W
R#P
PD
T23
GP
IO3
DB8
P
1.5V
DD
1.5V
DD
CO
RE
PLL
IOV
DD
IO
IOV
DD
IO
IOV
DD
IOP
LL
IO
CO
RE
DB
[15:
0]
GP
IO[3
:0]
AB
[18:
0]
UB#
PC
LKHS
RES
ET#DE
PD
T[23
:0]VS
LB#
TES
ISC
K
WR
#
CN
F0C
NF1
CN
F2
SO
RD
#
CS#
CLK
I
Title
Siz
eD
ocum
ent N
umbe
rR
ev
Dat
e:S
heet
of
<Doc
>1.
1
S1D
1378
1
A4
15
Mon
day,
Oct
ober
05,
200
9
Title
Siz
eD
ocum
ent N
umbe
rR
ev
Dat
e:S
heet
of
<Doc
>1.
1
S1D
1378
1
A4
15
Mon
day,
Oct
ober
05,
200
9
Title
Siz
eD
ocum
ent N
umbe
rR
ev
Dat
e:S
heet
of
<Doc
>1.
1
S1D
1378
1
A4
15
Mon
day,
Oct
ober
05,
200
9
CO
RE
PLL
bit[2
:0] C
NF[
2:0]
ON
Hig
h
OFF
Low
IO IO
TEST
EN
SC
ANE
N
VC
P
Hos
t IF
Con
fig1-
2 P
1, C
N3
2-3
P2
AB0
Con
fig1-
2 A
B02-
3 TE
DB8
Con
fig1-
2 D
B82-
3 TE
Inst
alls
in p
ositi
on 1
-2of
JP
5-9.
R10
21k
R10
21k
SH
106
SP
N02
SY
BN
-RC
SH
106
SP
N02
SY
BN
-RC
C11
5
0.1u
C11
5
0.1u
R10
547
kR
105
47k
C11
2
0.01
u
C11
2
0.01
u
C12
10.
1uC
121
0.1u
JP10
9
PR
PN
031P
AE
N
JP10
9
PR
PN
031P
AE
N
1 2 3
C11
6
0.01
u
C11
6
0.01
u
C10
8
0.01
u
C10
8
0.01
u
SH
107
SP
N02
SY
BN
-RC
SH
107
SP
N02
SY
BN
-RC
JP10
3
PR
PN
021P
AE
N
JP10
3
PR
PN
021P
AE
N
1 2C10
2
0.01
u
C10
2
0.01
u
SH
105
SP
N02
SY
BN
-RC
SH
105
SP
N02
SY
BN
-RC
R10
11k
R10
11k
SH
108
SP
N02
SY
BN
-RC
SH
108
SP
N02
SY
BN
-RC
SH
101
SPN
02S
YBN
-RC
SH
101
SPN
02S
YBN
-RC
SH
109
SP
N02
SY
BN
-RC
SH
109
SP
N02
SY
BN
-RC
TH2
0.9m
m d
iaTH
20.
9mm
dia
JP10
4
PR
PN
021P
AE
N
JP10
4
PR
PN
021P
AE
N
1 2
JP10
5
PR
PN
031P
AE
N
JP10
5
PR
PN
031P
AE
N
1 2 3
JP10
2
PR
PN
021P
AE
N
JP10
2
PR
PN
021P
AE
N
1 2
C11
3
0.1u
C11
3
0.1u
JP10
1
PR
PN
021P
AE
N
JP10
1
PR
PN
021P
AE
N
1 2
SH
102
SP
N02
SY
BN
-RC
SH
102
SP
N02
SY
BN
-RC
C11
0
0.01
u
C11
0
0.01
u
C12
0
0.01
u
C12
0
0.01
u
JP10
6
PR
PN
031P
AE
N
JP10
6
PR
PN
031P
AE
N
1 2 3
C10
3
0.1u
C10
3
0.1u
TH3
0.9m
m d
iaTH
30.
9mm
dia
R10
31k
R10
31k
TH1
0.9m
m d
ia
TH1
0.9m
m d
ia
L101
BLM
21P
L101
BLM
21P
SH
103
SP
N02
SY
BN
-RC
SH
103
SP
N02
SY
BN
-RC
JP10
8
PR
PN
031P
AE
N
JP10
8
PR
PN
031P
AE
N
1 2 3
C12
2
10u
C12
2
10u
C10
6
0.01
u
C10
6
0.01
u
C11
9
0.1u
C11
9
0.1u
JP10
7
PR
PN
031P
AE
N
JP10
7
PR
PN
031P
AE
N
1 2 3
C10
7
0.1u
C10
7
0.1u
U1
S1D
1378
1U
1S
1D13
781
IOVDD 1AB0 2AB1 3AB2 4AB3 5AB4 6AB5 7AB6 8AB7 9AB8 10AB9 11GND 12COREVDD 13AB10 14AB11 15AB12 16AB13 17AB14 18AB15 19AB16 20AB17 21AB18 22GND 23LB# 24UB# 25
RD
#26
WR
#27
CS#
28D
B029
IOV
DD
30D
B131
DB2
32D
B333
DB4
34D
B535
DB6
36D
B737
GN
D38
CO
RE
VDD
39D
B840
DB9
41D
B10
42D
B11
43D
B12
44D
B13
45D
B14
46D
B15
47G
ND
48C
LKI
49IO
VD
D50
PLLGND51 VCP52 PLLVDD53 VS54 HS55 DE56 GND57 COREVDD58 PCLK59 IOVDD60 PDT061 PDT162 PDT263 PDT364 PDT465 PDT566 GND67 PDT668 PDT769 PDT870 PDT971 PDT1072 IOVDD73 PDT1174 PDT1275
PD
T13
76P
DT1
477
PD
T15
78C
OR
EVD
D79
GN
D80
PD
T16
81P
DT1
782
PD
T18
83P
DT1
984
PD
T20
85P
DT2
186
PD
T22
87P
DT2
388
IOVD
D89
GN
D90
GP
IO0
91G
PIO
192
GP
IO2
93G
PIO
394
CN
F095
CN
F196
CN
F297
TES
TEN
98S
CA
NE
N99
RES
ET#
100
C11
1
0.1u
C11
1
0.1u
C11
7
0.1u
C11
7
0.1u
C10
4
0.01
u
C10
4
0.01
u
SH
104
SPN
02SY
BN
-RC
SH
104
SPN
02SY
BN
-RC
C11
8
0.01
u
C11
8
0.01
u
R10
447
kR
104
47k
L102
BLM
21P
L102
BLM
21P
C10
5
0.1u
C10
5
0.1u
C10
9
0.1u
C10
9
0.1u
C11
4
0.01
u
C11
4
0.01
u
C12
3
1000
p
C12
3
1000
p
SW
1
CH
S-0
4A
SW
1
CH
S-0
4A
C10
1
0.1u
C10
1
0.1u
R10
647
kR
106
47k
22 EPSON S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3)
Chapter 7 Schematic Diagrams
Figure 7-2: S5U13781P00C100 Schematics (2 of 5)
5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
PD
T2
PD
T21
PD
T23
PD
T3
PD
T12
PD
T20
PD
T1
PD
T15
PD
T11
PD
T4
PD
T13
PD
T22
PD
T7P
DT8
PD
T18
PD
T16
PD
T19
PD
T17
PD
T5
PD
T0
PD
T9
PD
T6
PD
T14
PD
T10
GP
IO0
GP
IO0
GP
IO2
GP
IO1
GP
IO3
12V
DD
IOV
DD
IOV
DD
HS
PD
T[23
:0]
VS
PD
T[23
:0]
DE
PC
LK
GP
IO[3
:0]
TE
Title
Siz
eD
ocum
ent N
umbe
rR
ev
Dat
e:S
heet
of
<Doc
>1.
1
LCD
A4
25
Mon
day,
Oct
ober
05,
200
9
Title
Siz
eD
ocum
ent N
umbe
rR
ev
Dat
e:S
heet
of
<Doc
>1.
1
LCD
A4
25
Mon
day,
Oct
ober
05,
200
9
Title
Siz
eD
ocum
ent N
umbe
rR
ev
Dat
e:S
heet
of
<Doc
>1.
1
LCD
A4
25
Mon
day,
Oct
ober
05,
200
9
LCD
LCD
ext
CN
1
HIF
3FC
-40P
A-2
.54D
SA
CN
1
HIF
3FC
-40P
A-2
.54D
SA
12
34
56
78
910
1112
1314
1516
1718
1920
2122
2324
2526
2728
2930
3132
3334
3536
3738
3940
CN
2
HIF
3H-1
6PA
-2.5
4DS
A
CN
2
HIF
3H-1
6PA
-2.5
4DS
A
12
34
56
78
910
1112
1314
1516
S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3) EPSON 23
Chapter 7 Schematic Diagrams
Figure 7-3: S5U13781P00C100 Schematics (3 of 5)
5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
TE
AB
9
HE
AR
TBE
AT
UB
#LB
#
CS
#
EN
UM
AR
ETE
D
WR
#R
D#
EN
UM
AR
ETE
D
HE
AR
TBE
AT
DB
11
LB#
AB
1D
B0
DB
3
AB
8D
B9
DB
14D
B12
UB
#
AB
7
DB
15A
B16
DB
5
DB
10
DB
6
AB
2
AB
11A
B13
AB
14
WR
#
AB
9
CS
#
DB
8
DB
4
AB
12
AB
18
AB
15
DB
1
AB
10
DB
2A
B0
RD
#A
B17
DB
7
DB
13
AB
6A
B5
AB
4
TE
UB
#LB
#R
D#
DB
8
DB
10D
B9
DB
11
DB
13D
B12
DB
14D
B15
DB
3D
B4
DB
2
DB
5
DB
7
DB
11
DB
6
DB
1
DB
12
DB
4D
B6
DB
0
DB
5
DB
2D
B3
DB
15
DB
9
DB
13D
B10
DB
8D
B7
DB
14
CS
#
AB
18
AB
8
AB
1
AB
16A
B17
AB
12A
B10
AB
3
AB
0
AB
6
AB
3
AB
15
AB
7
AB
13A
B11
AB
14
AB
2A
B4
AB
5
IOV
DD
5VD
D
5VD
D
5VD
DIO
VD
D
IOV
DD
UB
#
AB
[18:
0]D
B[1
5:0]
RD
#
CS
#
TE
SC
K
SO
SI
WR
#
LB#
Title
Siz
eD
ocum
ent N
umbe
rR
ev
Dat
e:S
heet
of
<Doc
>1.
1
Hos
t I/F
(B00
C)
A4
35
Mon
day,
Oct
ober
05,
200
9
Title
Siz
eD
ocum
ent N
umbe
rR
ev
Dat
e:S
heet
of
<Doc
>1.
1
Hos
t I/F
(B00
C)
A4
35
Mon
day,
Oct
ober
05,
200
9
Title
Siz
eD
ocum
ent N
umbe
rR
ev
Dat
e:S
heet
of
<Doc
>1.
1
Hos
t I/F
(B00
C)
A4
35
Mon
day,
Oct
ober
05,
200
9
2mm
Pin
Hea
der
(Bot
tom
Mou
nt)
Ora
nge
Red
HB
ENU
M
PO
WE
R
Indi
cato
r
Gre
en
HO
ST
I/F(A
ddre
ss)
Mon
itor H
OS
T I/F
(Dat
a)
Hos
t Sig
nal T
erm
inat
ion
1: U
B#
2: L
B#
3: R
D#
ON
: pu
ll up
5:10
DB
[2:7
]O
N :
pull
dow
n
DB
[15:
8] te
rmin
atio
nO
N :
pull
dow
n
P1
PR
PN
202M
AM
S-R
C
P1
PR
PN
202M
AM
S-R
C
12
34
56
78
910
1112
1314
1516
1718
1920
2122
2324
2526
2728
2930
3132
3334
3536
3738
3940
R31
3N
MR
313
NM
R30
10
R30
10
R32
40
R32
40
R32
10
R32
10
D30
0
SM
L-31
0VT
D30
0
SM
L-31
0VT
R30
60
R30
60
R31
80
R31
80
R32
30
R32
30
R33
10
R33
10
R32
50
2012
R32
50
2012
R30
90
R30
90
R33
60
R33
60
R33
20
R33
20
R33
00
R33
00
R30
20
R30
20
R33
70
R33
70
R35
91k
R35
91k
R36
21k
R36
21k
R31
70
R31
70
SW
2
CH
S-1
0A
SW
2
CH
S-1
0A
R36
41k
R36
41k
R36
733
0R
367
330
R32
20
R32
20
R36
11k
R36
11k
R31
00
R31
00
R32
60
R32
60
R31
60
R31
60
R36
61k
R36
61k
R30
00
R30
00
R36
01k
R36
01k
R36
31k
R36
31k
R34
40
R34
40
R32
90
R32
90
R30
70
R30
70
R36
51k
R36
51k
R35
71k
R35
71k
R35
01k
R35
01k
R33
50
R33
50
R32
80
R32
80
R34
00
R34
00
R31
50
R31
50
SW
3
CH
S-0
8A
SW
3
CH
S-0
8A
D30
1
SM
L-31
0DT
D30
1
SM
L-31
0DT
R30
80
R30
80
R32
00
R32
00
R35
11k
R35
11k
R30
40
R30
40
R35
41k
R35
41k
R31
10
R31
10
R32
70
R32
70
R33
80
R33
80
CN
4
TCH
M23
-70-
026S
M2-
000R
CN
4
TCH
M23
-70-
026S
M2-
000R
12
34
56
78
910
1112
1314
1516
1718
1920
2122
2324
2526
R35
61k
R35
61k
R35
21k
R35
21k
R33
90
R33
90
P2
PR
PN
202M
AM
S-R
C
P2
PR
PN
202M
AM
S-R
C
12
34
56
78
910
1112
1314
1516
1718
1920
2122
2324
2526
2728
2930
3132
3334
3536
3738
3940
R31
90
R31
90
D30
2
SM
L-31
0PT
D30
2
SM
L-31
0PT
R35
31k
R35
31k
R30
30
R30
30
R36
833
0R
368
330
R35
51k
R35
51k
R31
20
R31
20
R31
40
R31
40
R35
81k
R35
81k
R33
30
R33
30
R34
50
R34
50
R36
962
0R
369
620
CN
3
TCH
M23
-70-
026S
M2-
000R
CN
3
TCH
M23
-70-
026S
M2-
000R
12
34
56
78
910
1112
1314
1516
1718
1920
2122
2324
2526
R30
50
R30
50
R34
20
R34
20
R33
40
R33
40
R34
10
R34
10
R34
30
R34
30
24 EPSON S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3)
Chapter 7 Schematic Diagrams
Figure 7-4: S5U13781P00C100 Schematics (4 of 5)
5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
5VD
D
5VD
D
12V
DD
3.3V
DD
5VD
D
5VD
D1.
5VD
D1.
5VD
D5V
DD
5VD
D5V
DD
IOV
DD
IOV
DD
5VD
D3.
3VD
D
Title
Siz
eD
ocum
ent N
umbe
rR
ev
Dat
e:S
heet
of
<Doc
>1.
1
Pow
er
A4
45
Mon
day,
Oct
ober
05,
200
9
Title
Siz
eD
ocum
ent N
umbe
rR
ev
Dat
e:S
heet
of
<Doc
>1.
1
Pow
er
A4
45
Mon
day,
Oct
ober
05,
200
9
Title
Siz
eD
ocum
ent N
umbe
rR
ev
Dat
e:S
heet
of
<Doc
>1.
1
Pow
er
A4
45
Mon
day,
Oct
ober
05,
200
9
IOVD
D A
djR
ange
1.5
-3.8
V
P12
V A
djR
ange
12-
30V
CW
U
PC
CW
DO
WN
P12
V C
tlO
pen
Ena
ble
Sho
rt D
isab
le
GN
DTP4
HK
-2-S
TP4
HK
-2-S
C40
410
nC
404
10n
R40
412
kR
404
12k
U4
TPS
7360
1DR
B
U4
TPS
7360
1DR
B
OU
T1
NC
2N
R/F
B3
GN
D4
EN
5N
C6
NC
7IN
8
C40
20.
1uC
402
0.1u
VR
1S
T-2T
A20
0k(2
04)
VR
1S
T-2T
A20
0k(2
04)
13
2S
H40
0
SP
N02
SY
BN
-RC
SH
400
SP
N02
SY
BN
-RC
C41
74.
7u 5
0VC
417
4.7u
50V
R40
310
0kR
403
100k
U3
TPS
7363
3DR
B
U3
TPS
7363
3DR
B
OU
T1
NC
2N
R/F
B3
GN
D4
EN
5N
C6
NC
7IN
8C
415
100p
C41
510
0pC
406
10u
C40
610
u
VR
2S
T-2T
A20
0k(2
04)
VR
2S
T-2T
A20
0k(2
04)
13
2
C40
00.
1uC
400
0.1u
C40
910
nC
409
10n
C41
410
nC
414
10n
R40
122
kR
401
22k
JP40
0P
RP
N02
1PA
EN
JP40
0P
RP
N02
1PA
EN
1 2
C40
810
uC
408
10u
D40
0M
BR
0540
D40
0M
BR
0540
U5
LM27
33Y
MF
U5
LM27
33Y
MFSW
1
GN
D2
FB3
SH
DN
4
Vin
5
C41
110
uC
411
10u
TP1
HK
-2-S
TP1
HK
-2-S
C40
50.
1uC
405
0.1u
C40
70.
1uC
407
0.1u
C41
00.
1uC
410
0.1u
C40
310
uC
403
10u
R40
047
kR
400
47k
L400
LQH
32C
N10
0K23
LL4
00LQ
H32
CN
100K
23L
TP3
HK
-2-S
TP3
HK
-2-S
C41
64.
7uC
416
4.7u
C40
110
uC
401
10u
C41
310
uC
413
10u
C41
20.
1uC
412
0.1u
TP2
HK
-2-S
TP2
HK
-2-S
U2
TPS
7361
5DR
B
U2
TPS
7361
5DR
B
OU
T1
NC
2N
R/F
B3
GN
D4
EN
5N
C6
NC
7IN
8
R40
210
0kR
402
100k
S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3) EPSON 25
Chapter 7 Schematic Diagrams
Figure 7-5: S5U13781P00C100 Schematics (5 of 5)
5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
3.3V
DD
IOV
DD
5VD
D
3.3V
DD
IOV
DD
IOV
DD
IOV
DD
IOV
DD
IOV
DD
RE
SET#
CLK
I
Title
Siz
eD
ocum
ent N
umbe
rR
ev
Dat
e:S
heet
of
<Doc
>1.
1
Clo
ck, R
eset
, GP
IO
A4
55
Mon
day,
Oct
ober
05,
200
9
Title
Siz
eD
ocum
ent N
umbe
rR
ev
Dat
e:S
heet
of
<Doc
>1.
1
Clo
ck, R
eset
, GP
IO
A4
55
Mon
day,
Oct
ober
05,
200
9
Title
Siz
eD
ocum
ent N
umbe
rR
ev
Dat
e:S
heet
of
<Doc
>1.
1
Clo
ck, R
eset
, GP
IO
A4
55
Mon
day,
Oct
ober
05,
200
9
RE
SE
TY2
PW
R1-
2 3.
3V2-
3 5V
Y1
Ctrl
Sho
rtD
isab
le
CLK
I sel
1-2
OnB
oard
3-4
Soc
ket
Inst
alls
in p
ositi
on 1
-2 o
f JP
501-
502.
R50
333
1%
R50
333
1%
C50
40.
1uC
504
0.1u
C50
30.
01u
C50
30.
01u
R50
65.
62k
1%R
506
5.62
k 1%
R50
533
1%
R50
533
1%
SW
4
SK
RK
AE
E01
0
SW
4
SK
RK
AE
E01
0
R50
1N
MR
501
NM
JP50
2
PR
PN
022P
AE
N
JP50
2
PR
PN
022P
AE
N
1 32 4
R50
447
kR
504
47k
U6
SN
74LV
C1G
126D
CK
U6
SN
74LV
C1G
126D
CK
OE
1A
2G
ND
3Y
4
VC
C5
SH
501
SP
N02
SY
BN
-RC
SH
501
SP
N02
SY
BN
-RC
Y1
SG
-210
SC
B 2
4MH
z
Y1
SG
-210
SC
B 2
4MH
z
OE
1
OU
T3
GN
D2
VD
D4
Y2
J143
D-G
T
Y2
J143
D-G
T
1 2 3 4 5 6 7891011121314
C50
50.
01u
C50
50.
01u
R50
00
2012
R50
00
2012
SH
502
SP
N02
SY
BN
-RC
SH
502
SP
N02
SY
BN
-RC
C50
20.
1uC
502
0.1u
C50
10.
01u
C50
10.
01u
L500
BLM
21P
L500
BLM
21P
R50
80
R50
80
JP50
0P
RP
N02
1PA
EN
JP50
0P
RP
N02
1PA
EN
12
U7
TPS
3801
-01D
CK
R
U7
TPS
3801
-01D
CK
RG
ND
1G
ND
2R
ES
ET#
3V
DD
4
SE
NS
E5
C50
00.
1uC
500
0.1u
C50
70.
01u
C50
70.
01u
R50
233
1%
R50
233
1%
R50
745
.3k
1%R
507
45.3
k 1%
JP50
1
PR
PN
031P
AE
N
JP50
1
PR
PN
031P
AE
N
1 2 3
C50
60.
1uC
506
0.1u
or F
CX
O-0
4 24
MH
z
26 EPSON S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3)
Chapter 8 Board Layout
Chapter 8 Board Layout
Figure 8-1: S5U13781P00C100 Board Layout - Top View
S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3) EPSON 27
Chapter 8 Board Layout
Figure 8-2: S5U13781P00C100 Board Layout - Bottom View
28 EPSON S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3)
Chapter 9 References
Chapter 9 References
9.1 Documents• Epson Research and Development, Inc., S1D13781 Hardware Functional Specification, document number
X94A-A-001-xx.
9.2 Document Sources• Epson Research and Development Website: http://www.erd.epson.com.
S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3) EPSON 29
Chapter 9 References
Change Record
X94A-G-001-01 Revision 1.3 - Issued: October 6, 2010
• chapter 3.1 CNF[2:0] Configuration - changes to SPI pin mapping for WR#, DB0 and DB1 pins
• chapter 3.3 Configuration Jumpers - table 3-4, 3-Pin Jumper Settings, changes to JP105, JP106, JP107 and JP108 setting descriptions
• chapter 7 Schematic Diagrams - change settings for “Host IF Config” in figure 7-1, S5U13781P00C100 Sche-matics (1 of 5)
X94A-G-001-01 Revision 1.2 - Issued: July 20, 2010
• add “Evaluation board/kit and Development tool important notice” above Copyright Notice on second page
• chapter 2 Features - add note “The SPI interface is not available when the S5U13781P00C100...” and “or RIVER ELETEC FCXO-05” to bulleted text “On-board 24MHz crystal...”
• chapter 3.1 CNF[2:0] Configuration - add note 4 “The SPI interface is not available when the S5U13781P00C100...” after table 3-1, Host Interface Pin Mapping
• chapter 3.3 Configuration Jumpers - changes to table 3-4, 3-Pin Jumper Settings, Position 2-3 descriptions and add note “The SPI interface is not available when the S5U13781P00C100...” after table 3-4
• chapter 4.3 P1, P2 Connecting to the Epson S5U13U00P00C100 USB Adapter Board - add note “The SPI inter-face is not available when the S5U13781P00C100...”
• chapter 6 Parts List - in table 6-1 add reference to “FCXO-05 24MHz” to Item 36 Description and Manufacture Part No.
• chapter 7 Schematic Diagrams - add reference to “FCXO-05 24MHz” to Y1 in figure 7-5, S5U13781P00C100 Schematics (5 of 5)
X94A-G-001-01 Revision 1.1 - Issued: October 22, 2009
• globally change S5UUSBB00C to S5U13U00P00C100
• globally change PIOVDD to IOVDD
• chapter 1 Introduction - in paragraph two, change S5U13USBP00C100 to S5U13U00P00C100
• chapter 2 Features - in bullet three, change S5U13USBP00C100 to S5U13U00P00C100
• chapter 3.3 Configuration Jumpers - changes to table 3-3, 2-Pin Jumper Settings, and add note for table
• chapter 4.3 P1, P2 Connecting to the Epson S5U13U00P00C100 USB Adapter Board - rewrite second paragraph
• chapter 5.1 Current Measurement - rewrite the second paragraph
• Chapter 7 Schematic Diagrams - update all figures for single IOVDD
X94A-G-001-01 Revision 1.0 - Issued: August 19, 2009
• initial release
30 EPSON S5U13781P00C100 Evaluation Board User Manual (Rev. 1.3)
AMERICA EPSON ELECTRONICS AMERICA, INC. 2580 Orchard Parkway San Jose, CA 95131,USA Phone: +1-800-228-3964 FAX: +1-408-922-0238
EUROPEEPSON EUROPE ELECTRONICS GmbH Riesstrasse 15, 80992 Munich,GERMANY Phone: +49-89-14005-0 FAX: +49-89-14005-110
ASIA EPSON (CHINA) CO., LTD.7F, Jinbao Bldg., No.89 Jinbao St.,
Beijing 100005, CHINAPhone: +86-10-8522-1199 FAX: +86-10-8522-1125
SHANGHAI BRANCH7F, Block B, High-Tech Bldg., 900, Yishan Road, Shanghai 200233, CHINA Phone: +86-21-5423-5577 FAX: +86-21-5423-4677
EPSON HONG KONG LTD.20/F, Harbour Centre, 25 Harbour Road Wanchai, Hong Kong Phone: +852-2585-4600 FAX: +852-2827-4346 Telex: 65542 EPSCO HX
SHENZHEN BRANCH12F, Dawning Mansion, Keji South 12th Road,Hi-Tech Park, Shenzhen 518057, CHINAPhone: +86-755-2699-3828 FAX: +86-755-2699-3838
EPSON TAIWAN TECHNOLOGY & TRADING LTD.14F, No. 7, Song Ren Road, Taipei 110, TAIWANPhone: +886-2-8786-6688 FAX: +886-2-8786-6660
EPSON SINGAPORE PTE., LTD.1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633 Phone: +65-6586-5500 FAX: +65-6271-3182
SEIKO EPSON CORP. KOREA OFFICE 5F, KLI 63 Bldg., 60 Yoido-dong Youngdeungpo-Ku, Seoul, 150-763, KOREA Phone: +82-2-784-6027 FAX: +82-2-767-3677
SEIKO EPSON CORP. MICRODEVICES OPERATIONS DIVISION
Device Sales & Marketing Dept. 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-42-587-5814 FAX: +81-42-587-5117
Dongcheng District,
Document Code: X94A-G-001-01Issued 2010/10/06
International Sales Operations