silicon vlsi backplanes which shows cracking in the al mirror image provided by dr neil collings

8
Silicon VLSI backplanes which shows cracking in the Al mirror Image provided by Dr Neil Collings

Upload: lael

Post on 19-Jan-2016

20 views

Category:

Documents


0 download

DESCRIPTION

Silicon VLSI backplanes which shows cracking in the Al mirror Image provided by Dr Neil Collings. Silicon VLSI backplanes showing "punch through" of the transistor underlying the mirror. Image provided by Dr Neil Collings. - PowerPoint PPT Presentation

TRANSCRIPT

Page 1: Silicon VLSI backplanes which shows cracking in the Al mirror Image provided by Dr Neil Collings

Silicon VLSI backplanes which shows cracking in the Al mirrorImage provided by Dr Neil Collings

Page 2: Silicon VLSI backplanes which shows cracking in the Al mirror Image provided by Dr Neil Collings

Silicon VLSI backplanes showing "punch through" of the transistor underlying the mirror.

Image provided by Dr Neil Collings

Page 3: Silicon VLSI backplanes which shows cracking in the Al mirror Image provided by Dr Neil Collings

Wafer1.tif: From Mark Mann. First image of CNTs grown by a new type of furnace. This shows morphology and size distribution of the grown nanotubes. SEM was used to compare this across the width of the 4" wafer.

Page 4: Silicon VLSI backplanes which shows cracking in the Al mirror Image provided by Dr Neil Collings

Yps42c1.tif: from Mark Mann. Checking for CNTs grown on the top of sharply etched tungsten contained within a Schottky module. The CNT operates as a field emission source. The SEM is used to check the CNT's length & rough diameter. It also checks for alignment.

Page 5: Silicon VLSI backplanes which shows cracking in the Al mirror Image provided by Dr Neil Collings

Images provided by:

Husnu Emrah Unalan

Demonstrating supergrowth

Further details awaited

Page 6: Silicon VLSI backplanes which shows cracking in the Al mirror Image provided by Dr Neil Collings

Lewis06secondchipTT: Provided by Mark Mann. Fabrication of aligned, sparse arrays of multi-walled carbon nanotubes for use as a field ionizer for mass spectroscopy. Taken at 25 deg. tilt - some tips are >20 um high. They have spacing twice their height for optimum field v current density. The SEM is vital to help achieve a greater uniformity in the grown CNTs.

Page 7: Silicon VLSI backplanes which shows cracking in the Al mirror Image provided by Dr Neil Collings

Vertically aligned Multiwalled Carbon Nanotubes

Contributed by Shupei Oei

We check by SEM for a) alignment b) growth c) morphology- height, width d) identify tip or base- growth, by observing position of catalyst particle.

Resolution is not quite sufficient for for imaging of single walled carbon nanotubes.

Page 8: Silicon VLSI backplanes which shows cracking in the Al mirror Image provided by Dr Neil Collings

Figure 3.2: SEM images (from CL Choong) of CNT microchannel etched by the Bosch process in deep reactive ion etching (DRIE). MWCNTs grow on horizontal floor but not vertical sidewall of microchannel.

(a) Microchannel etched by DRIE

scallops structure on vertical side wall generated during DRIE using the Bosch

process

(b) Microchannel with vertical side wall

(c) Close-up view at 20kX magnification

(d) Close-up view at 40kX magnification

No CNTs on vertical sidewall

Forest MWCNTs on horizontal floor

100um 20um

1um

1um