soc/asic/soc-fpga/s-asic design and verification methodology · soc/asic/soc-fpga/s-asic design and...
TRANSCRIPT
![Page 1: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/1.jpg)
SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification
Methodology
intelop
Intelop Corporation4800 Great America Pkwy.
Ste-201Santa Clara, CA. 95054
Ph: 408-496-0333, Fax: 408-496-0444www.intelop.com
Courtesy of Cadence design
![Page 2: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/2.jpg)
intelopChallenges in Embedded Systems Design
![Page 3: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/3.jpg)
intelopCritical Issues
![Page 4: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/4.jpg)
intelopVerification Effort size
![Page 5: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/5.jpg)
intelopOverview of Verification Methodologies
![Page 6: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/6.jpg)
intelopSoftware Simulation
![Page 7: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/7.jpg)
intelopSoftware Simulation
![Page 8: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/8.jpg)
intelopHardware Acceleration
![Page 9: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/9.jpg)
intelopEmulation
![Page 10: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/10.jpg)
intelopOverview of Verification Methodologies
Formal Verification
![Page 11: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/11.jpg)
intelopFormal Verification : equivalence Check
![Page 12: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/12.jpg)
intelopFormal Verification : equivalence Check
![Page 13: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/13.jpg)
intelopTheorem Proving
![Page 14: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/14.jpg)
intelopFormal Verification : Model Check
![Page 15: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/15.jpg)
intelopFormal Verification : Model Checking
![Page 16: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/16.jpg)
intelopFormal Verification : Challenges
![Page 17: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/17.jpg)
intelopSemi-Formal Verification : Assertion
![Page 18: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/18.jpg)
intelopSemi-Formal Verification : Coverage
![Page 19: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/19.jpg)
intelopSemi-Formal Verification : Coverage
![Page 20: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/20.jpg)
intelopSemi-Formal Verification : Coverage
![Page 21: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/21.jpg)
intelop
Semi-Formal Verification
![Page 22: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/22.jpg)
intelop
Design Complexity
![Page 23: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/23.jpg)
intelopLanguage Heritage for SoC Design
![Page 24: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/24.jpg)
intelopSystemC in SoC Design
![Page 25: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/25.jpg)
intelopSystemC in SoC Design
![Page 26: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/26.jpg)
intelop
Abstraction Levels of SystemC
![Page 27: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/27.jpg)
intelop
Vera (Synopsys)
![Page 28: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/28.jpg)
intelop
Vera (Synopsys)
![Page 29: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/29.jpg)
intelop
System Verilog
![Page 30: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/30.jpg)
intelop
System Verilog
![Page 31: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/31.jpg)
intelop
Key Components of System Verilog
![Page 32: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/32.jpg)
intelopSystem Design Language Summary
![Page 33: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/33.jpg)
intelop
SoC Verification
![Page 34: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/34.jpg)
intelopEmbedded Processor Cores in SoC
![Page 35: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/35.jpg)
intelopModels of Embedded Processor
![Page 36: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/36.jpg)
intelopModels of Embedded Processor
![Page 37: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/37.jpg)
intelopModels of Embedded Processor
![Page 38: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/38.jpg)
intelop
Verification with Embedded Processor
![Page 39: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/39.jpg)
intelop
Verification with Embedded Processor
![Page 40: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/40.jpg)
intelop
Simultaneous SoC design Flow
![Page 41: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/41.jpg)
intelop
Tool utilized in HW-SW Co-Verification
![Page 42: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/42.jpg)
intelop
Tool utilized in Co-Simulation
![Page 43: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/43.jpg)
intelop
Conclusion
![Page 44: SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology · SoC/ASIC/SoC-FPGA/S-ASIC Design and Verification Methodology i n t e l o p Intelop Corporation 4800 Great America Pkwy](https://reader031.vdocument.in/reader031/viewer/2022022507/5acad2777f8b9a7d548e25bf/html5/thumbnails/44.jpg)
intelop
Conclusion