sram a-factors for simple 6t sram cell using microprocessor logic cmos process technology

4

SRAM A-Factors for Simple 6T SRAM Cell using Microprocessor Logic CMOS Process 0 20 40 60 80 100 120 140 160 180 200 0.13micron (Intel, IEDM2000.p.567)) 0.13micron (Motorola, IEDM2000,p.571)) 0.18micron (Intel, IEDM1998,p.197) 0.25micron (Intel, IEDM1996,p.847) 0.35micron (Intel, IEDM1994) 0.3micron (Motorola, IEDM1994) A-Factor for SRAM Cell S (square feature size) Average A-Factor = 161.67 DRAM half-pitch (F) A -Factor(A *F 2 ) 0.13m icron (Intel,IE D M 2000.p.567)) 143.7 0.13m icron (M otorola,IEDM2000,p.571)) 146.74 0.18m icron (Intel,IE D M 1998,p.197) 172.53 0.25m icron (Intel,IE D M 1996,p.847) 164.16 0.35m icron (Intel,IE D M 1994) 167.3 0.3m icron (M otorola,IEDM1994) 175.6

Upload: tablita-lee

Post on 01-Jan-2016

48 views

Category:

Documents

0 download

Report

Download

Embed Size (px):

DESCRIPTION

Average A-Factor = 161.67. SRAM A-Factors for Simple 6T SRAM Cell using Microprocessor Logic CMOS Process Technology. F, Company, Reference. A factor. Virtual Silicon libraries based on United Microelectronics (UMC) processes A-factors: - PowerPoint PPT Presentation

TRANSCRIPT

Page 1: SRAM A-Factors for Simple 6T SRAM Cell using Microprocessor Logic CMOS Process Technology

SRAM A-Factors for Simple 6T SRAM Cell using Microprocessor Logic CMOS Process Technology

020406080

100120140160180200

0.13micron (Intel, IEDM

2000.p.567))

0.13micron (M

otorola, IEDM2000,p.571))

0.18micron (Intel, IEDM

1998,p.197)

0.25micron (Intel, IEDM

1996,p.847)

0.35micron (Intel, IEDM

1994)

0.3micron (M

otorola, IEDM1994)

A-F

ac

tor

for

SR

AM

Ce

ll S

ize

(s

qu

are

fe

atu

re s

ize

)Average A-Factor = 161.67

DRAM half-pitch (F) A-Factor (A*F2)0.13micron (Intel, IEDM2000.p.567)) 143.70.13micron (Motorola, IEDM2000,p.571)) 146.740.18micron (Intel, IEDM1998,p.197) 172.530.25micron (Intel, IEDM1996,p.847) 164.160.35micron (Intel, IEDM1994) 167.30.3micron (Motorola, IEDM1994) 175.6

Page 2: SRAM A-Factors for Simple 6T SRAM Cell using Microprocessor Logic CMOS Process Technology

0.15, TSMC, VLSI00 152

0.13, Toshiba, VLSI00 148

0.18 (0.13 poly), Motorola, VLSI00, embedded!

85 (or 162 using 0.13)

0.13, IBM, SOI, VLSI00 128

0.13, IBM, bulk, VLSI00 147

0.18, TSMC, VLSI99 136

0.18, IBM, VLSI99 119

0.18, IBM, ISSCC00 131

0.25, UMC, IEDM97 101

0.25, Samsung, VLSI98 102

0.13, Fujitsu, VLSI98

0.25, Motorola, VLSI98

147

150

F, Company, Reference A factor

Page 3: SRAM A-Factors for Simple 6T SRAM Cell using Microprocessor Logic CMOS Process Technology

Virtual Silicon libraries based on United Microelectronics (UMC) processes

A-factors:

0.25 m, high-performance (10 tracks):2-in NAND/NOR: 371INV: 248MUX2: 867DFF: 2106

0.18 m, high-performance (11 tracks), quoted max density = 93.5K gates/mm2, translating to 10.7 m2/gate or 330F2 :

2-in NAND/NOR: 377INV: 251MUX2: 878DFF: 2133

0.15 m, high-density (8 tracks), about 20% smaller than high-performance, quoted max density = 173K gates/mm2, translating to 5.8 m2/gate or 258F2.

2-in NAND/NOR: 307INV: 205MUX2: 717DFF: 1638

If we assume contacted metal pitch = 2.5*F (e.g. MP = 0.625 m for 0.25 m), this gives ~60 MP2 for 2-in NAND/NOR, which is inline with BACPAC calcs

Page 4: SRAM A-Factors for Simple 6T SRAM Cell using Microprocessor Logic CMOS Process Technology

Current recommendations:

SRAM cell size = 150-160F2

Std. Cell size = 375F2??

SRAM overhead: use factor of 1.6 (60% overhead penalty)

These areas don’t include any white-space consideration so the actual packing density should be lower

SYSC3601 Microprocessor Systems...SYSC3601 32 Microprocessor Systems 16-bit Memory Interfacing Example 1 Design a memory interface for the 8086 which will provide 256k bytes of SRAM,

SRAM Using by Memory Block · It reads the RTL design (verilog, SV, VHDL) to generating a nal gate level net list IC ... Schematic of 8T SRAM shown in Fig 3. It work similar to 6T

KB3930 for OLPC - igorx.irk.ruigorx.irk.ru/datasheet/5zOJDKbURFE0wnIqDKZg.pdf · 1.3 Comparison (KB3926D vs. KB3930) KB3926D KB3930 Microprocessor 8051 8051 Built-in SRAM 2KB 4KB

Lesson 5 book 6t

5 -Data Storage (6t)

Performance Analysis of 6T and 9T SRAM

spare parts catalog - DIRTFREAK · SRAM Spare Parts Catalog 2013 † Rev A 4 TABLE OF CONTENTS REAR DERAILLEURS - ROAD SRAM Red 2012 SRAM Red SRAM Force / SRAM Rival / SRAM Apex FRONT

MEP 6T Operations Manual

spare parts catalog - SRAM SRAM EXTDT... · SRAM Spare Parts Catalog 2011 • Rev A 4 tAble of ContentS REaR DERaiLLEuRS - RoaD SRaM Red™ 6 SRaM Force™ / SRaM Rival™ / SRaM

HUBS RIMS BAR STEM SEATPOST SADDLE TYRES GRIPS ROCKSHOX XC 28TK SRAM S200 PS FSA SRAM 3.0 SRAM X.4 8SPD SRAM X.4 SRAM PG820 11-32 SRAM PC830 AVID SDG3 V-BRAKES NOVATEC

PRODUCT CATALOG 2020 - alliancememory.com · PRODUCT CATALOG 2020. Index SRAM DRAM FAST Asynchronnous SRAM Low Power Asynchronnous SRAM Parallel NOR Flash Psuedo SRAM. Synchronous

6t Clase Coccidios 2014

Area Optimization in 6T and 8T SRAM Cells Considering … et al.: AREA OPTIMIZATION IN 6T AND 8T SRAM CELLS 1951 (a) (b) Fig.5 (a) A schematic and (b) layout of an 8T SRAM cell designed

Notes on Stochastic Finance - NTU · BrownianMotionandStochasticCalculus 0 6t 0 6t 1 6···6t n6s6t, henceB t−B sis also independent of the wholeBrownianhistoryuptotimes,henceB

Analysis of 6T FinFET SRAM Assist Techniques and …djseo/classes/ee241/...EE241 Final Report 2 (a) (b) (c) Fig. 1 FinFET-based SRAM cell array published by [1]. High Density Cell

A Comparative Study of 6T, 8T and 9T Sram Cell · A Comparative Study of 6T, 8T and 9T Sram Cell Deepak Aggarwal Student, BRCM College, Bahal ... Schematics of these SRAM have been

A 256kb 6T Self-Tuning SRAM with Extended 0.38V-1.2V ... · Since battery powered or energy harvested IoE devices mostly operate at lower frequencies (~10 kHz to 10 MHz) [5][6], there

Earth’s eras 6t

A 2.2GHz 32×4 bit 6T-SRAM Design in 45nm CMOS(Report)

6T-SRAM 1Mb Design with Test Structures and Post Silicon ...€¦ · 6T-SRAM 1Mb Design with Test Structures and Post Silicon Validation by Ankita Dosi A Thesis Presented in Partial

6T drinking water project

Performance Analysis of 6T and 9T SRAM - IJETT

The crystallization kinetics of Nylon 6/6T and Nylon 66/6T

Analysis of 6T FinFET SRAM Assist Techniques and …djseo/classes/ee241/Final...Analysis of 6T FinFET SRAM Assist Techniques and Variability Dongjin Seo Filip Maksimovic. 2 ... PU

Aircraft Operating Manual - 100Megabyte.comflight1.100megabyte.com/manuals/DC-9 Classic - Aircraft... · 2018. 9. 6. · aircraft general 6t section 6: ice & rain protection 6t 6t

Comparison of 4T and 6T FinFET SRAM Cells for Subthreshold ... · with the SPICE approach, the model shows superior scalability and predictability. The remainder of this paper is

Analysis of 6T FinFET SRAM Assist Techniques and VariabilityTFIN) for access and pull-up device is desired at the expense of reducing read and write margin by 60% and 20%, respectively

Low Power 1 Bit SRAM Architecture Design using GALEOR ......Fig.11 Sense Amplifier Output Fig.12 Write Driver Output Fig.131 Bit 10T GALEOR SRAM Architecture Output Fig.14 6T READ

Lecture 14: DRAM and Prefetching. DRAM = Dynamic RAM SRAM: 6T per bit –built with normal high-speed CMOS technology DRAM: 1T per bit –built with special

CACHE MEMORY & SRAM/DRAM - Googoolia · CACHE MEMORY & SRAM/DRAM TIMING An introduction to cache memories and their architecture Microprocessor and Microcontrollers Course – Isfahan

Design and evaluation of 6T SRAM layout designs at modern

Design of 7T SRAM Cell Using Self-Controllable Voltage ...Schematic of 6T SRAM Cell during read mode . Figure 4: Waveform of 6T SRAM Cell during read mode . 3. Design of 7T SRAM Cell

4T and 6T cells