×
Log in
Upload File
Most Popular
Study
Business
Design
Technology
Travel
Explore all categories
The top documents tagged [chip routers]
(powerpoint)
348 views
Ultra Fine-Grained Run-Time Power Gating of On-Chip Routers for CMPs Hiroki Matsutani Michihiro Koibuchi Daisuke Ikebuchi Kimiyoshi Usami Hiroshi Nakamura
215 views
A Multi-Vdd Dynamic Variable-Pipeline On-Chip Router for CMPs Hiroki Matsutani Yuto Hirata Michihiro Koibuchi Kimiyoshi Usami Hiroshi Nakamura Hideharu
219 views
1 ECE-777 System Level Design and Automation Performance abstraction Cristinel Ababei Electrical and Computer Department, North Dakota State University
218 views
The Design and Implementation of a Low-Latency On-Chip Network Robert Mullins 11 th Asia and South Pacific Design Automation Conference (ASP-DAC), Jan
214 views
L2 to Off-Chip Memory Interconnects for CMPs Presented by Allen Lee CS258 Spring 2008 May 14, 2008
215 views
1 Lecture 21: Router Design Papers: Power-Driven Design of Router Microarchitectures in On-Chip Networks, MICRO’03, Princeton A Gracefully Degrading and
214 views
Runtime Power Gating of On-Chip Routers Using Look-Ahead Routing Hiroki Matsutani (Keio Univ, Japan) Michihiro Koibuchi (NII, Japan) Daihan Wang (Keio
218 views
Ultra Fine-Grained Run-Time Power Gating of On-Chip Routers for CMPs
37 views