×
Log in
Upload File
Most Popular
Study
Business
Design
Technology
Travel
Explore all categories
The top documents tagged [interconnect length]
EE 587 SoC Design & Test
33 views
ECE-777 System Level Design and Automation 3D integration. Reconfigurability and testing
45 views
2013 DAC Designer/User Track Presentation Inductor Design for Global Resonant Clock Distribution in a 28-nm CMOS Processor Visvesh Sathe 3, Padelis Papadopoulos
217 views
High Speed Circuits & Systems Laboratory Joungwook Moon 2011. 6.13
39 views
A Fully Polynomial Time Approximation Scheme for Timing Driven Minimum Cost Buffer Insertion
48 views
< Prev