The top documents tagged [output reg]
VLSI A & B_2011
38 views
8 bit single cycle processor
5.450 views
ECE482 Verilog Introduction
86 views
03 Numeric Basics
23 views