Upload File

threats and challenges in fpga security ted huffmire naval postgraduate school december 10, 2008

  • Home
  • Documents
  • Threats and Challenges in FPGA Security Ted Huffmire Naval Postgraduate School December 10, 2008
16
Threats and Challenges in FPGA Security Ted Huffmire Naval Postgraduate School December 10, 2008

Upload: lizbeth-bishop

Post on 31-Dec-2015

215 views

Category:

Documents


0 download

Report

Tags:

TRANSCRIPT

Page 1: Threats and Challenges in FPGA Security Ted Huffmire Naval Postgraduate School December 10, 2008

Threats and Challenges in FPGA Security

Ted Huffmire

Naval Postgraduate School

December 10, 2008

Page 2: Threats and Challenges in FPGA Security Ted Huffmire Naval Postgraduate School December 10, 2008

Overview

FoundryTrust

PhysicalAttacks

DesignTools

DesignTheft

Problem Areas

Attacks

Trojan horseBackdoorKill switch

ProbingSand and ScanSide Channels

Data Remanence

Covert channelsSide channels

Bypass

CloningReverse engineerReadback attack

SolutionsTrusted foundries

FPGAsX-Ray InspectionSand and Scan

Tamper sensingAdding noiseDegaussing

Logical isolationTracing wiresSanitization

Continuous powerEncrypt bitstream

WatermarkingAuthentication

Future Research

All of supply chainLessons from S/W

Red teamsSide channels

Trusted toolsVerificationLanguages

CM

High-assurancePartial reconfig

PUFs

High-assuranceCMPs

TaggingDynamic security

Reference monitorDefense in depth

User trainingSecurity usability

DoSAuthentication

Complex designs

SystemAssurance

Page 3: Threats and Challenges in FPGA Security Ted Huffmire Naval Postgraduate School December 10, 2008

Reconfigurable Hardware

FPGA Chip

SDRAM (off-chip)

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

Re

feren

ceM

on

itor

Crypto Core

CPU Core

CPU Core

AES

μP

μP

Page 4: Threats and Challenges in FPGA Security Ted Huffmire Naval Postgraduate School December 10, 2008

Protection Alternatives

Separation Kernels

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

app1 app3app2

kernel

Separate Processors

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

gatekeeper

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

gatekeeper

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

gatekeeper

app1app3 app2

Reconfigurable Protection

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM app1

app2

app3

Reference

Monitor

Physical Software

Spatial Temporal

Page 5: Threats and Challenges in FPGA Security Ted Huffmire Naval Postgraduate School December 10, 2008

Design Flows

Page 6: Threats and Challenges in FPGA Security Ted Huffmire Naval Postgraduate School December 10, 2008

Intertwined Cores

Page 7: Threats and Challenges in FPGA Security Ted Huffmire Naval Postgraduate School December 10, 2008

Moats

FPGA Chip

SDRAM (off-chip)

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

Re

feren

ceM

on

itor

Crypto Core

CPU Core

CPU Core

AESAES

Page 8: Threats and Challenges in FPGA Security Ted Huffmire Naval Postgraduate School December 10, 2008

Moats 1.0

Page 9: Threats and Challenges in FPGA Security Ted Huffmire Naval Postgraduate School December 10, 2008

Moats 2.0

Page 10: Threats and Challenges in FPGA Security Ted Huffmire Naval Postgraduate School December 10, 2008

Moats and Drawbridges

Page 11: Threats and Challenges in FPGA Security Ted Huffmire Naval Postgraduate School December 10, 2008

Interconnect Tracing

FPGA Chip

SDRAM (off-chip)

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

Re

feren

ceM

on

itor

Crypto Core

CPU Core

CPU Core

AES

μP

μP

XX

Page 12: Threats and Challenges in FPGA Security Ted Huffmire Naval Postgraduate School December 10, 2008

Communication Architecture

FPGA Chip

SDRAM (off-chip)

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

Arb

iter/R

efere

nce M

onitor Crypto Core

CPU Core

CPU Core

AES

μP

μP

Page 13: Threats and Challenges in FPGA Security Ted Huffmire Naval Postgraduate School December 10, 2008

Memory Protection

FPGA Chip

SDRAM (off-chip)

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

DRAM

Crypto Core

CPU Core

CPU Core

AESAES

Re

feren

ce M

on

itor

X

XR

eference Monitor

Page 14: Threats and Challenges in FPGA Security Ted Huffmire Naval Postgraduate School December 10, 2008

Policy Compiler

Page 15: Threats and Challenges in FPGA Security Ted Huffmire Naval Postgraduate School December 10, 2008

SoC Application

Page 16: Threats and Challenges in FPGA Security Ted Huffmire Naval Postgraduate School December 10, 2008

Questions?

http://faculty.nps.edu/tdhuffmi


FPGA - Spirospiroprojects.com/fpga-project-titles.pdf · 6 itvl46 fpga based automatic lighting system ... 12 itvl52 fpga based automation detection and notification of potholes and

FPGA Two Day Advanced FPGA Workshop Instructors

From FPGA design to FPGA programming · 2008-11-07 · • Move from FPGA design to FPGA programming – using FPGAs “the software way” • Exploit inherent concurrency of FPGA

3Dsec: Trustworthy System Security through 3-D Integrated Hardware Ted Huffmire 14 January 2009

TED-270PFL/PFLS TED-270PFR/PFRS TED-270PFHS/PFDH TED … · TED-270 GB-1 TED-270PFL/PFLS TED-270PFR/PFRS TED-270PFHS/PFDH TED-270PFDLS Owner's manual Read the manual carefully before

ESS | FPGA for Dummies | 2015-12-08 | Maurizio Donna FPGA for Dummies Basic FPGA architecture

How FPGAs Have Evolved to Address Compute Acceleration and ... · FPGA Evolution: From FPGA to SoC to ACAP >> 5 First FPGA Introduced First Virtex FPGA Virtex-2 Pro First 3D FPGA

TED Conferences: TED Fellows Book

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA

Lakeview Home Improvements - Welcome to Cosmopolitan · 2016-02-15 · Pisa: Aries* TED Oslo: Rose Square Lead TED Oslo: Ursa TED Hamburg: Capricorn* TED Hamburg: Nebulous* TED Pisa:

FPGA and CPLD Solutions - Subscribe | EE Catalogeproductalert.com/digitaledition/fpga/2010/FPGA and CPLD Solutions... · FPGA and CPLD Solutions ... (FMC VITA57) specification that

Hardware Support for Trustworthy Systems Ted Huffmire ACACES 2012 Fiuggi, Italy

Building Multi-Processor FPGA Systems - eLinux.org · Building Multi-Processor FPGA Systems ... SoC/FPGA Hardware Architecture Overview ARM-to-FPGA ... Nios II SBT for Eclipse key

FPGA Overview Die Photos: Virtex FPGA vs. Pentium IV

Hardware Trust Implications of 3-D Integration Ted Huffmire (NPS), Timothy Levin (NPS), Michael Bilzor (NPS), Cynthia E. Irvine (NPS), Jonathan Valamehr

TED User's Manual - Timingguys · TED-RX: Teledata receiver (for TED-TX10 and TED-TX400 identical), built in l/4 antenna Minimum configuration: 1 TED-TX and 1 TED-RX ... Identification

Fpga 03-cpld-and-fpga

Altera FPGA FIFO master Programming Guide - FTDI Altera FPGA … · GuideAN_377 Altera FPGA FIFO master Programming ... Document Title: AN_377 Altera FPGA FIFO master Programming

TED Friendship Groups - TED) in East Lindsey

FPGA Devices & FPGA Design Flow ECE 545 Lecture 8

FPGA-accelerated machine learning inference as a service ... · Su an Khan, Brian Lee, Brandon Perez, Colin Versteeg, Ted W. Way Microsoft, Redmond, WA 98052, USA Vladimir Lon car

DS0128 Datasheet IGLOO2 FPGA and SmartFusion2 SoC FPGA

LabVIEWTM FPGA Course Manual Sample · Lesson 4 FPGA I/O LabVIEW FPGA Course Manual 4-2 ni.com A. Introduction Inputs and outputs on FPGA targets allow you to connect the FPGA target

FPGA Security FPGA bitstream FPGA Authentication FPGA ... · PDF fileFPGA Security, FPGA Configuration, FPGA Bitstream, FPGA Authentication Business Considerations for Systems with

FPGA Pinout - how to define pins for FPGA

Become FPGA Ready With Microchip's Hello FPGA Kit · Hello FPGA supports additional expansion boards for more prototyping capabilities. Hello FPGA can be used to develop applications

FPGA Module How-To - documentation.help · LabVIEW FPGA Module installed. Communicating with FPGA VIs (FPGA Interface) This book provides functions and procedures that enable host

Implementing Memory Protection Primitives on Reconfigurable Hardware Brett Brotherton Nick Callegari Ted Huffmire

PolarFire® FPGA and PolarFire SoC FPGA Programming User …

Introducing the Spartan 3E FPGA and VHDLcdn.sparkfun.com/datasheets/Dev/FPGA/IntroToSpartanFPGABook.pdf · Introducing the Spartan 3E FPGA and VHDL i Introducing the Spartan 3E FPGA

FPGA Prototyping: HDL migration and FPGA Debug · FPGA Prototyping: HDL migration and FPGA Debug The main difficulty in FPGA prototyping is the short development cycle for complete

FPGA based system design Programmable logic. FPGA Introduction FPGA Architecture Advantages & History of FPGA FPGA-Based System Design Goals

ECE 448 Lecture 5 FPGA Devices & FPGA Design Flow...FPGA Devices & FPGA Design Flow ECE 448 Lecture 5 . 2 ... ECE 448 – FPGA and ASIC Design with VHDL 6 Xilinx " Primary products:

FPGA Prototyping: HDL migration and FPGA Debug · PDF fileFPGA Prototyping: HDL migration and FPGA Debug ... is fast becoming the preferred methodology for ASIC verification. ... FPGA

WES 1800 000 634 - National Missing Persons Coordination ... · Missing since: 30 June 1998 Last seen: Kensington Gardens SA TED TED TED TED TED October 2012 1800 000 634 missingpersons.gov.au