topic : test points unit 4 : design for testability module 4.1: basics of dft

TOPIC : Test Points TOPIC : Test Points UNIT 4 : Design For Testability Module 4.1: Basics of DFT

Upload: madlyn-singleton

Post on 20-Jan-2016

214 views

Category:

Documents

1 download

Report

Download

Embed Size (px):

TRANSCRIPT

TOPIC : Test PointsTOPIC : Test Points

UNIT 4 : Design For Testability

Module 4.1: Basics of DFT

What are test points?What are test points?Points that are used to give test inputs to a

block in the circuit and observe their outputs.

Employ test points to enhance controllability and observability.

Two types of test points◦ Control points◦ Observation points

Control points are primary inputs used to enhance controllability.

Observation points are primary outputs used to enhance observability.

Page 3: TOPIC : Test Points UNIT 4 : Design For Testability Module 4.1: Basics of DFT

Contd …Contd …Different ways to introduce test points are:Use jumpersAdd new control inputs

◦ 0-injection◦ 1-injection◦ 0/1-injection

Use multiplexer

Page 4: TOPIC : Test Points UNIT 4 : Design For Testability Module 4.1: Basics of DFT

JumpersJumpersSignal ‘G’ can be routed to 2pins A & A’ and

connected by a removable wire. This is called a jumper.

For testing, the external wire is removed and the wire stays connected during normal operation.

Original Circuit Circuit using jumper

Page 5: TOPIC : Test Points UNIT 4 : Design For Testability Module 4.1: Basics of DFT

Contd …Contd …

After removing the wire, the external test equipment can

Test C2 by applying arbitrary signals to A’ and observing the primary output.

Test C1 by applying arbitrary signals at the primary inputs and observing the outputs at A.

Thus A acts as an observation point and A’ acts as a control point.

Page 6: TOPIC : Test Points UNIT 4 : Design For Testability Module 4.1: Basics of DFT

0 – injection circuit0 – injection circuitA new control input CP has been added to gate G

to make it G*.

If CP=0, original and modified gates will be the same and the circuit operates in normal mode.

If CP=1, OP is forced to ‘0’ and ‘0’ is injected to C2.

Since ‘0’ is injected we call it as 0-injection circuit.

Page 7: TOPIC : Test Points UNIT 4 : Design For Testability Module 4.1: Basics of DFT

1-injection circuit1-injection circuitSimilar to 0-injection, a 1 can also be injected.A control point is added to a OR gate to inject 1.

If CP=0, the functioning of the OR gate doesn’t change and the circuit works in normal mode.

If CP=1, it deactivates the normal operation and OP is forced to 1 which will be injected to C2.

Since a 1 is injected, we call it as 1-injection circuit.

Page 8: TOPIC : Test Points UNIT 4 : Design For Testability Module 4.1: Basics of DFT

0/1 – injection circuit0/1 – injection circuitAdditional input CP1 has been added to gate

G and another gate G’ has been added.

If CP1=CP2=0, then the circuit works in normal mode.

CP1=1 sets G* to 0, then G’=CP2, CP2 can be any value.

Thus G’ can be controlled to either 0 or 1 and this value can be injected to C2. Hence we call it as 0/1-injection circuit.

Page 9: TOPIC : Test Points UNIT 4 : Design For Testability Module 4.1: Basics of DFT

Test points using MUXTest points using MUXA multiplexer is added to the circuit.

CP2 is the select line. If CP2=0, then the circuit works in normal

mode. If CP2=1, G’=CP1 which can be any value.Hence a 0/1 can be injected into C2 to test.

Page 10: TOPIC : Test Points UNIT 4 : Design For Testability Module 4.1: Basics of DFT

General way to inject 0/1General way to inject 0/1For a given signal line G, Insert an AND/NOR gate for 0-injection Insert a NAND/OR gate for 1-injection Insert series of gates, example NOR-NOR for

0/1 injection.

The problem in the above cases is the number of output pins and input pins are increased.

Design For Testability Design For Testability

Testability Guidelines

Design for Testability With DFT Compiler and TetraMax

Lecture 23 Design for Testability (DFT): Full-Scaneecs.wsu.edu/~daehyun/teaching/2017_EE434/Handouts/lecture_test…Inserting the Muxes Clk Combinational Circuit Clk Y 2 Y 1 F D Q

vlsi Testability

Testability Transformation: Program Transformation to ... · Testability Transformation: Program Transformation to Improve Testability An Overview of Recent Results Mark Harman 1∗,

Digital VLSI Testing Week 1 Assignment Solution...Week 2 Assignment Solution Q1. DFT stands for (A) Design Find Testability (B) Design Fine Testability (C) Design Future Testability

Lecture 17: Introduction to Design For Testability (DFT ...users.ece.utexas.edu/~mcdermot/vlsi1/main/lectures/lecture_17.pdf · VLSI-1 Class Notes Testing §Testing is everything

Code Testability

Chapter 02 DFT slides 091806wjone/TESTING/New_Slides/chap2_DFT.pdfEE141 3 VLSI Test Principles and Architectures Ch. 2 -Design for Testability -P. 3Introduction History During early

Refactoring & Testability

1,, VLSI Testing and DFT,, Course Testability Measure What do we mean when we say a circuit is testable? Definition: A fault is testable if there exists

Lecture 23 Design for Testability (DFT): Full-Scan (chapter14)een.iust.ac.ir/profs/Mohammadi/961Majazi-Test/lec23-Dft-full-scan.pdf · Automatic scan insertion in netlist ... ATPG

Chapter 02 DFT slides 091806 - Elsevier...Chapter 2 Design for Testability EE141 2 VLSI Test Principles and Architectures Ch. 2 -Design for Testability -P. 2 Design For Testability

Testing and Design-for-Testability (DFT) for Digital

Design for Testability (DFT) to Overcome Functional Board ......2016/10/24 · Towards this end, they utilize equipment , such as automatic optical inspection (AOI) and x -ray (AXI),

iSCSI testing: What are the test Challenges Under the Hood ... · Design For Testability “DFT” mechanisms Diagnostics, problem Isolations IPV4 vs. IPV6 However a number of the

Testability: Lecture 23 Design for Testability (DFT)ce.sharif.edu/courses/88-89/1/ce753-1/resources/root/Slides/lec23.pdf · Design for Testability (DFT) Test generation algorithms

Requirements Testability

SMTA Testability Guidelines TP-101C PROMO · SMTA Testability Guidelines Third Edition Page 4 of 71 INTRODUCTION An Overview of the SMTA Testability Guidelines These Testability Guidelines

Testability Measure

Design for Testability DfT Seminar

Validation - Design for testability (DFT) and fault injection -

Intel® Ethernet Controller I210 Datasheet · DFT Design for Testability. DQ Descriptor Queue. ... SerDes serializer/deserializer. A transceiver that converts parallel data to serial

CMOS Testing-2people.ee.duke.edu/~krish/teaching/Lectures/Testing.2.pdf · CMOS Testing-2 • Design and test • Design for testability (DFT) – Scan design • Built-in self-test

Spring 08, Apr 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Design for Testability (DFT): Scan Vishwani D

Ever Wonder how or when Testability and DFT Originated? · Ever Wonder how or when Testability and DFT Originated? MIL-HDBK-2165 History Many of us simply learn what’s involved

Lecture 23 Design for Testability (DFT): Full-Scandaehyun/teaching/2018_EE434/...Design for Testability (DFT): Full-Scan (Lecture 19alt in the Alternative Sequence) Definition Ad-hoc

Intel® Ethernet Controller I210 Datasheet - mouser.com · Intel® Ethernet Controller I210 Datasheet Networking Division (ND) ... DFT Design for Testability. ... SerDes serializer/deserializer

Design for Testability - Indian Institute of Technology ... · 9/19/2012 1 1 Design for Testability 2 Basic Concept • Design for testability (DFT) – Design techniques that make

CMOS Testing-2 - Duke Electrical and Computer …jmorizio/ece261/classlectures/...ECE 261 James Morizio 1 CMOS Testing-2 • Design and test • Design for testability (DFT) – Scan

Testing and Design-for-Testability (DFT) for Digital ...smdpc2sd.gov.in/downloads/IEP/IEP 5/IEP_C2SD_2017_HR.pdf · Transistor (Switch)-Level Fault Models • MOS transistor is considered

Design for Testability (DFT) to Overcome Functional Board ......Design for Testability is a philosophy incorporated in the design of electronic circuits which takes into consideration

Testability Measures