two stage ota design
TRANSCRIPT
-
8/19/2019 Two Stage OTA Design
1/9
-
8/19/2019 Two Stage OTA Design
2/9
CIRCUIT DIAGRAM:
-
8/19/2019 Two Stage OTA Design
3/9
-
8/19/2019 Two Stage OTA Design
4/9
SPECIFICATION TYPICAL
T=27C,Vdd=3.3V
SLOW CORNER
T=70C,Vdd=3V
FAST CORNER
T=0C,Vdd=3.6V
DC Gain 85.47 dB 82.45 dB 87.3 dB
Unity Gain Bandwidth 25.11 MHz 19.95 MHz 31.62 MHz
Power Consumption
(excluding Bias
Circuit)
0.5 mW 0.4464 mW 0.554 mW
Phase Margin 85.47⁰ 82.31⁰ 87.9⁰
Static Current
Consumption0.052 mA 0.1488 mA 0.1539 mA
Slew Rate 14.82 V/us 12.56 V/us 17.77 V/us
WAVEFORMS:-
-
8/19/2019 Two Stage OTA Design
5/9
-
8/19/2019 Two Stage OTA Design
6/9
-
8/19/2019 Two Stage OTA Design
7/9
-
8/19/2019 Two Stage OTA Design
8/9
-
8/19/2019 Two Stage OTA Design
9/9
REFERENCES:
Design of MOS Operational Amplifier Design by P.Gray andR.Meyer
Design of Analog Integrated Circuits, Behzad Razavi.