Upload File

types of delay models. delay models three types of delay models used in verilog distributed delay...

  • Home
  • Documents
  • Types of Delay Models. Delay models Three types of delay models used in Verilog Distributed delay model Lumped Delay model Pin-to-pin (path) Delay model
14
Types of Delay Models

Upload: ophelia-wade

Post on 19-Jan-2016

252 views

Category:

Documents


5 download

Report

TRANSCRIPT

Page 1: Types of Delay Models. Delay models Three types of delay models used in Verilog Distributed delay model Lumped Delay model Pin-to-pin (path) Delay model

Types of Delay Models

Page 2: Types of Delay Models. Delay models Three types of delay models used in Verilog Distributed delay model Lumped Delay model Pin-to-pin (path) Delay model

Delay models

Three types of delay models used in Verilog Distributed delay model Lumped Delay model Pin-to-pin (path) Delay model

04/21/23EnhanceEdu, IIIT-H2

Page 3: Types of Delay Models. Delay models Three types of delay models used in Verilog Distributed delay model Lumped Delay model Pin-to-pin (path) Delay model

Distributed Delay Model

Delays that are specified on a per element basisDistributed delays

a. modelled by assigning delay values - in gate level modelling

b. modelled by assigning delays in the continuous assignment - in data flow modelling

Provides detailed delay modelling

04/21/23EnhanceEdu, IIIT-H3

Page 4: Types of Delay Models. Delay models Three types of delay models used in Verilog Distributed delay model Lumped Delay model Pin-to-pin (path) Delay model

module M (out,a,b,c,d);

output out;

input a,b,c,d;

wire e,f;

and #5 a1(e,a,b);

and #7 a2(f,c,d);

and #4 a3(out,e,f);

endmodule

module M(out,a,b,c,d);

output out;

input a,b,c,d;

wire e,f;

assign #5 e = a & b;

assign #7 f = c & d;

assign #4 out = e & f;

endmodule

04/21/23EnhanceEdu, IIIT-H4

Page 5: Types of Delay Models. Delay models Three types of delay models used in Verilog Distributed delay model Lumped Delay model Pin-to-pin (path) Delay model

Lumped delays

04/21/23EnhanceEdu, IIIT-H5

Lumped delays are specified on a per module basis.Single delay on the output gate of the module –

cumulative delays of all paths is lumped at one location.

They are easy to model compared with distributed delays

Page 6: Types of Delay Models. Delay models Three types of delay models used in Verilog Distributed delay model Lumped Delay model Pin-to-pin (path) Delay model

module M (out,a,b,c,d);

output out;

input a,b,c,d;

wire e,f;

and a1(e,a,b);

and a2(f,c,d);

and #11 a3(out,e,f);

endmodule

module M(out,a,b,c,d);

output out;

input a,b,c,d;

wire e,f;

assign e = a & b;

assign f = c & d;

assign #11 out = e & f;

endmodule04/21/23EnhanceEdu, IIIT-H6

Page 7: Types of Delay Models. Delay models Three types of delay models used in Verilog Distributed delay model Lumped Delay model Pin-to-pin (path) Delay model

Pin-to-Pin Delays

Delays are assigned individually to paths from each input to each output.

Delays can be separately specified for each input/output path.

04/21/23EnhanceEdu, IIIT-H7

Page 8: Types of Delay Models. Delay models Three types of delay models used in Verilog Distributed delay model Lumped Delay model Pin-to-pin (path) Delay model

path a-e-out, delay = 9path b-e-out, delay = 9path c-f-out, delay = 11path d-f-out, delay = 11

04/21/23EnhanceEdu, IIIT-H8

Page 9: Types of Delay Models. Delay models Three types of delay models used in Verilog Distributed delay model Lumped Delay model Pin-to-pin (path) Delay model

Path Delays

Pin-to-Pin delays are named as path delaysThe delay values got directly from Data Books for

standard elements.For larger Digital Circuits, a low level circuit simulator

like SPICE may be used.Designer needs to know the I/O pins of the module

rather than the internals of the module –so easier to model, even though it is very detailed.

04/21/23EnhanceEdu, IIIT-H9

Page 10: Types of Delay Models. Delay models Three types of delay models used in Verilog Distributed delay model Lumped Delay model Pin-to-pin (path) Delay model

Path Delays

Distributed Delays and Lumped Delays –already covered.

a. Rise, fall, turnoff delays

b. Min, max, typ delaysWe now study Path DelaysSpecify blocks

04/21/23EnhanceEdu, IIIT-H10

Page 11: Types of Delay Models. Delay models Three types of delay models used in Verilog Distributed delay model Lumped Delay model Pin-to-pin (path) Delay model

module M (out,a,b,c,d);

output out; input a,b,c,d; wire e,f;

specify

(a => out) = 9;

(b => out) = 9;

(c => out) = 11;

(d => out) = 11;

endspecify

and a1(e,a,b);

and a2(f,c,d);

and a3(out,e,f);

endmodule04/21/23EnhanceEdu, IIIT-H11

Page 12: Types of Delay Models. Delay models Three types of delay models used in Verilog Distributed delay model Lumped Delay model Pin-to-pin (path) Delay model

Specify blocks

Specify blocks are outside initial and always blocks.Inside specify blocks

a. Parallel connections

b. Full connections

c. Conditional ConnectionsParallel: If a[3:0] and out[3:0] are 4-bit vectors then,

(a => out) = 9 stands for the shorthand of(a[0] => out[0]) = 9;

(a[1] => out[1]) = 9;

(a[2] => out[2]) = 9;

(a[3] => out[3]) = 9;

04/21/23EnhanceEdu, IIIT-H12

Page 13: Types of Delay Models. Delay models Three types of delay models used in Verilog Distributed delay model Lumped Delay model Pin-to-pin (path) Delay model

Specify blocks

If width does not match for ‘a’ and ‘out’, then it is a illegal connection

Full Connection: Here every bit in source field connected to every bit of the destination.

A full connection is denoted by *>Example: specify

(a,b *> out) = 9;

(c,d *> out) = 11;

endspecify

04/21/23EnhanceEdu, IIIT-H13

Page 14: Types of Delay Models. Delay models Three types of delay models used in Verilog Distributed delay model Lumped Delay model Pin-to-pin (path) Delay model

Conditional Path delays

specify if (a) (a => out) = 9; if (~a) (a => out) = 10; if (b & c) (b => out) = 9; if ((c,d) == 2’b01) (c,d *> out) = 11; if ((c,d) != 2’b01) (c,d *> out) = 13; endspecify

04/21/23EnhanceEdu, IIIT-H14


 · SuperCavitation Models for Control • 6-DOF (Anteon) Complex nonlinear 1 -DOF, 2-state (Anteon) Switched, nonlinear with delay spring-mass model

MODEL DG535 Digital Delay / Pulse Generator

The CMOS RC delay model - Chalmerspingpong.chalmers.se/public/pp/public_courses/course05460/publish… · Step‐respons fall‐delay model September, 2014 Integrated Circuit Design

Timer - Delay-on-Make TS1 Series LLC/TS1.pdf · Timer - Delay-on-Make TS1 Series Available Models: Time Delay ... (Delay on Release, OFF-delay, Release Delay, Postpurge Delay) OPERATION:

Tuning delay-propagation models to meet practical … · Tuning delay-propagation models to meet practical planning procedure requirements T. Büker VIA Consulting & Development GmbH,

ECE 5595 Week 1. Outline Vocabulary Protocols Reference Models Types of service The client-server model Sockets Delay Delay-bandwidth product 2

Delay-Power-Rate-Distortion Model for Wireless Video ... · 1 Delay-Power-Rate-Distortion Model for Wireless Video Communication Under Delay and Energy Constraints Chenglin Li, Student

Interconnect Delay Models - CAE Usershomepages.cae.wisc.edu/~ece902/LectureNotes/Simulation_1up/lec3a.pdfInterconnect Delay Models. Basic Circuit Analysis Techniques • Output response

A CONCEPTUAL MODEL OF DELAY FACTORS AFFECTING …

Logic Model Checking of the Delay Tolerant Networking's ...flightsoftware.jhuapl.edu/files/2010/FSW10_Gamble.pdfLogic Model Checking of the Delay Tolerant Networking’s Bundling Protocol

Fitted Elmore Delay- A Simple and Accurate Interconnect Delay Model

Model 525 Pulse / Digital Delay Generatorcc-globaltech.com/wp-content/uploads/2019/04/Model-525.pdf · Model 525 Pulse / Digital Delay Generator. Model 525. The friendly BNC GUI will

1 Timing Analysis - Delay Analysis Models Simple model 1:Simple model 1: A k = arrival time = max(A 1,A 2,A 3 ) + D k D k is the delay at node k, parameterized

The evolution of time-delay models for high-performance manufacturing The evolution of time-delay models for high-performance manufacturing Gábor Stépán

Interconect Delay Models

DELAY FAULT TESTING FOR VLSI CIRCUITS - Home - …978-1-4615-5597...Vl DELAY FAULT TESTING FOR VLSI CIRCUITS 3. DELAY FAULT MODELS 23 3.1 Transition Fault Model 23 3.2 Gate Delay Fault

Numerical detection of instability regions for delay models ...The model is an extension of the Campbell-like delay model proposed in [3] by the insertion of the density dependent

MAC Performance Model Delay and Efficiency

Option pricing techniques under stochastic delay models · 2015. 12. 17. · Option pricing techniques under stochastic delay models Nairn Anthony McWilliams Doctor of ... to a wider

LECTURE 4: Delay models & std_ulogic

Heavy-traffic extreme value limits for Erlang delay models

MODEL 3101B DELAY EGRESS SYSTEM - Dyna Lock · MODEL 3101B DELAY EGRESS SYSTEM INSTALLATION INSTRUCTIONS 705 Emmett Street Bristol, CT 06010 1-877-DynaLock The 3101B Delay Egress

Use of Queuing Models to Estimate Delay Savings from 4D

Flight Delay Prediction Model (2)

Modeling Intersection Delay in Static Assignment Model...Node Delay – IIT Logit A DIFFERENT METHOD •Logit delay function (from IIT) – one for link delay, one for node delay NOTES

Delay models (I) A B C Real (analog) behaviorAbstract behavior A B C Abstractions are necessary to define delay models manageable for design, synthesis

A novel approach on gate delay transition based path delay fault model

Explicit Gate Delay Model for Timing Evaluation

Delay models for cancer and tumor growth - WebHome€¦ · Modeling of Cancer with Delays Delay models for cancer and tumor growth Maria Barbarossa Technische Universität München

New models and distributions of the electrical breakdown time delay

F2015 Lec 02 MOS Delay Models

New Delay discounting models, Lewis, Fischer 344, AIC weights, rats models of... · 2019. 3. 27. · Key words: Delay discounting models, Lewis, Fischer 344, AIC weights, rats Resumen

Model 525 Pulse / Digital Delay Generator

179 NeQuick2 model for single-frequency ionospheric delay … · vertical range delay correction by the two models have been assessed using the highly accurate IGS-global ionospheric

Neuroeconomic models of PG: Risk preference and delay discounting