unit 7 sequential circuits (flip flop,...
TRANSCRIPT
![Page 1: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/1.jpg)
Unit 7 Sequential Circuits
(Flip Flop, Registers)
College of Computer and Information Sciences Department of Computer Science
CSC 220: Computer Organization
![Page 2: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/2.jpg)
2
![Page 3: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/3.jpg)
3
SR Flip-Flop The SR flip-flop, also known as a SR Latch, can be considered as one of the most basic sequential logic circuit possible. This simple flip-flop is basically a one-bit memory bistable device It has two inputs, one which will “SET” the device (meaning the output = “1”), and is labelled S and another which will “RESET” the device (meaning the output = “0”), labelled R.
![Page 4: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/4.jpg)
4
![Page 5: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/5.jpg)
5
![Page 6: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/6.jpg)
6
![Page 7: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/7.jpg)
7
![Page 8: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/8.jpg)
8
![Page 9: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/9.jpg)
9
![Page 10: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/10.jpg)
10
Give Examples
![Page 11: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/11.jpg)
11
The output of the flip flop would always change on every pulse applied to this data input. To avoid this an additional input called the “CLOCK” or “ENABLE” input is used to isolate the data input from the flip flop’s latching circuitry after the desired data has been stored. The effect is that D input condition is only copied to the output Q when the clock input is active. This then forms the basis of another sequential device called a D Flip Flop.
![Page 12: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/12.jpg)
12
![Page 13: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/13.jpg)
13
It can be seen from the frequency waveforms above, that by “feeding back” the output from Q to the input terminal D, the output pulses at Q have a frequency that are exactly one half ( ƒ/2 ) that of the input clock frequency, ( ƒIN ). In other words the circuit produces frequency division as it now divides the input frequency by a factor of two (an octave) as Q = 1 once every two clock cycles.
![Page 14: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/14.jpg)
14
D Flip Flops as Data Latches A data latch can be used as a device to hold or remember the data present
on its data input, thereby acting a bit like a single bit memory device and IC’s such as the TTL 74LS74 or the CMOS 4042 are available in Quad format exactly for this purpose. By connecting together four, 1-bit data latches so that all their clock inputs are connected together and are “clocked” at the same time, a simple “4-bit” Data latch can be made as shown below.
![Page 15: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/15.jpg)
Both the S and the R inputs of the previous SR bistable have now been replaced by two inputs called the J and K inputs, respectively after its inventor Jack Kilby. Then this equates to: J = S and K = R.
![Page 16: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/16.jpg)
16
![Page 17: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/17.jpg)
17
![Page 18: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/18.jpg)
18
![Page 19: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/19.jpg)
19
![Page 20: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/20.jpg)
20
Regisrers
![Page 21: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/21.jpg)
21
![Page 22: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/22.jpg)
Dr Mohamed A Berbar 22
![Page 23: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/23.jpg)
23
![Page 24: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/24.jpg)
24
![Page 25: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/25.jpg)
25
![Page 26: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/26.jpg)
Dr Mohamed A Berbar 26
![Page 27: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/27.jpg)
27
MUX 2 - 1
MUX 2 - 1
![Page 28: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/28.jpg)
28
![Page 29: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/29.jpg)
29
Serial-in to Serial-out (SISO) Shift Register
![Page 30: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/30.jpg)
30
![Page 31: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/31.jpg)
Dr Mohamed A Berbar 31
Serial
Parallel
MUX 2 - 1 MUX 2 - 1
![Page 32: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/32.jpg)
32
![Page 33: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/33.jpg)
33
![Page 34: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/34.jpg)
Dr Mohamed A Berbar 34
S0 S1
No change 0 0 Shift left (down 1 0
Shift right (up( 0 1
Parallel load 1 1
![Page 35: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/35.jpg)
35
Other types of shift registers • Logical shifts – Standard shifts like we just saw. In the absence of a SI input, 0 occupies
the vacant position. – Left: 0110 -> 1100 – Right: 0110 -> 0011
• Circular shifts (also called ring counters or rotates) – The shifted out bit wraps around to the vacant position.
– Left: 1001 -> 0011 – Right: 1001 -> 1100
• Switch-tail ring counter (aka Johnson counter) – Similar to the ring counter, but the serial input is the complement of the serial output.
– Left: 1001 -> 0010 – Right: 1001 -> 0100
• Arithmetical shifts – Left shifting is the same as a logical shift. Right shifting however maintains the MSB.
– Left: 0110 -> 1100 – Right: 0110 -> 0011; 1011 -> 1101
![Page 36: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/36.jpg)
36
Example • Consider a 4-bit register with the
following inputs – parallel data inputs ABCD =
0011 – left serial input LSI = 1 (This is
the serial input for a left shift.) – right serial input RSI = 0 (This
is the serial input for a right shift.)
– The three control inputs S2, S1, S0 operate as shown in the table to the right.
– Let the initial register content be QAQBQCQD = 0101
S2 S1 S0 Operation
0 0 0 left shift
0 0 1 circular left shift
0 1 0 right shift
0 1 1 circular right shift
1 0 0 no change
1 0 1 parallel load
1 1 0 complement each bit
1 1 1 set to 1111
![Page 37: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/37.jpg)
37
Example S2 S1 S0 Operation
0 0 0 left shift
0 0 1 circular left shift
0 1 0 right shift
0 1 1 circular right shift
1 0 0 no change
1 0 1 parallel load
1 1 0 complement each bit
1 1 1 set to 1111
Other Information
Parallel Load ABCD = 0011
LS1 1
RSI 0
S2 S1 S0 QA QB QC QD
0 1 0 1
0 0 0
0 0 1
0 1 0
1 0 0
0 1 1
1 0 1
1 1 1
0 0 0
1 1 0
![Page 38: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/38.jpg)
38
Example S2 S1 S0 Operation
0 0 0 left shift
0 0 1 circular left shift
0 1 0 right shift
0 1 1 circular right shift
1 0 0 no change
1 0 1 parallel load
1 1 0 complement each bit
1 1 1 set to 1111
Other Information
Parallel Load ABCD = 0011
LS1 1
RSI 0
S2 S1 S0 QA QB QC QD
0 1 0 1
0 0 0
0 0 1
0 1 0
1 0 0
0 1 1
1 0 1
1 1 1
0 0 0
1 1 0
![Page 39: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/39.jpg)
39
Example S2 S1 S0 Operation
0 0 0 left shift
0 0 1 circular left shift
0 1 0 right shift
0 1 1 circular right shift
1 0 0 no change
1 0 1 parallel load
1 1 0 complement each bit
1 1 1 set to 1111
Other Information
Parallel Load ABCD = 0011
LS1 1
RSI 0
S2 S1 S0 QA QB QC QD
0 1 0 1
0 0 0 1 0 1 1 0 0 1
0 1 0
1 0 0
0 1 1
1 0 1
1 1 1
0 0 0
1 1 0
![Page 40: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/40.jpg)
40
Example S2 S1 S0 Operation
0 0 0 left shift
0 0 1 circular left shift
0 1 0 right shift
0 1 1 circular right shift
1 0 0 no change
1 0 1 parallel load
1 1 0 complement each bit
1 1 1 set to 1111
Other Information
Parallel Load ABCD = 0011
LS1 1
RSI 0
S2 S1 S0 QA QB QC QD
0 1 0 1
0 0 0 1 0 1 1 0 0 1 0 1 1 1 0 1 0
1 0 0
0 1 1
1 0 1
1 1 1
0 0 0
1 1 0
![Page 41: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/41.jpg)
41
Example S2 S1 S0 Operation
0 0 0 left shift
0 0 1 circular left shift
0 1 0 right shift
0 1 1 circular right shift
1 0 0 no change
1 0 1 parallel load
1 1 0 complement each bit
1 1 1 set to 1111
Other Information
Parallel Load ABCD = 0011
LS1 1
RSI 0
S2 S1 S0 QA QB QC QD
0 1 0 1
0 0 0 1 0 1 1 0 0 1 0 1 1 1 0 1 0 0 0 1 1 1 0 0
0 1 1
1 0 1
1 1 1
0 0 0
1 1 0
![Page 42: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/42.jpg)
42
Example S2 S1 S0 Operation
0 0 0 left shift
0 0 1 circular left shift
0 1 0 right shift
0 1 1 circular right shift
1 0 0 no change
1 0 1 parallel load
1 1 0 complement each bit
1 1 1 set to 1111
Other Information
Parallel Load ABCD = 0011
LS1 1
RSI 0
S2 S1 S0 QA QB QC QD
0 1 0 1
0 0 0 1 0 1 1 0 0 1 0 1 1 1 0 1 0 0 0 1 1 1 0 0 0 0 1 1 0 1 1
1 0 1
1 1 1
0 0 0
1 1 0
![Page 43: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/43.jpg)
43
Example S2 S1 S0 Operation
0 0 0 left shift
0 0 1 circular left shift
0 1 0 right shift
0 1 1 circular right shift
1 0 0 no change
1 0 1 parallel load
1 1 0 complement each bit
1 1 1 set to 1111
Other Information
Parallel Load ABCD = 0011
LS1 1
RSI 0
S2 S1 S0 QA QB QC QD
0 1 0 1
0 0 0 1 0 1 1 0 0 1 0 1 1 1 0 1 0 0 0 1 1 1 0 0 0 0 1 1 0 1 1 1 0 0 1 1 0 1
1 1 1
0 0 0
1 1 0
![Page 44: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/44.jpg)
44
Example S2 S1 S0 Operation
0 0 0 left shift
0 0 1 circular left shift
0 1 0 right shift
0 1 1 circular right shift
1 0 0 no change
1 0 1 parallel load
1 1 0 complement each bit
1 1 1 set to 1111
Other Information
Parallel Load ABCD = 0011
LS1 1
RSI 0
S2 S1 S0 QA QB QC QD
0 1 0 1
0 0 0 1 0 1 1 0 0 1 0 1 1 1 0 1 0 0 0 1 1 1 0 0 0 0 1 1 0 1 1 1 0 0 1 1 0 1 0 0 1 1 1 1 1
0 0 0
1 1 0
![Page 45: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/45.jpg)
45
Example S2 S1 S0 Operation
0 0 0 left shift
0 0 1 circular left shift
0 1 0 right shift
0 1 1 circular right shift
1 0 0 no change
1 0 1 parallel load
1 1 0 complement each bit
1 1 1 set to 1111
Other Information
Parallel Load ABCD = 0011
LS1 1
RSI 0
S2 S1 S0 QA QB QC QD
0 1 0 1
0 0 0 1 0 1 1 0 0 1 0 1 1 1 0 1 0 0 0 1 1 1 0 0 0 0 1 1 0 1 1 1 0 0 1 1 0 1 0 0 1 1 1 1 1 1 1 1 1 0 0 0
1 1 0
![Page 46: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/46.jpg)
46
Example S2 S1 S0 Operation
0 0 0 left shift
0 0 1 circular left shift
0 1 0 right shift
0 1 1 circular right shift
1 0 0 no change
1 0 1 parallel load
1 1 0 complement each bit
1 1 1 set to 1111
Other Information
Parallel Load ABCD = 0011
LS1 1
RSI 0
S2 S1 S0 QA QB QC QD
0 1 0 1
0 0 0 1 0 1 1 0 0 1 0 1 1 1 0 1 0 0 0 1 1 1 0 0 0 0 1 1 0 1 1 1 0 0 1 1 0 1 0 0 1 1 1 1 1 1 1 1 1 0 0 0 1 1 1 1 1 1 0
![Page 47: Unit 7 Sequential Circuits (Flip Flop, Registers)fac.ksu.edu.sa/sites/default/files/unit-7-_flip-flops_registers.pdf · Sequential Circuits (Flip Flop, Registers) College of Computer](https://reader030.vdocument.in/reader030/viewer/2022040506/5e3e0f6da0840f348c7556a9/html5/thumbnails/47.jpg)
47
Example S2 S1 S0 Operation
0 0 0 left shift
0 0 1 circular left shift
0 1 0 right shift
0 1 1 circular right shift
1 0 0 no change
1 0 1 parallel load
1 1 0 complement each bit
1 1 1 set to 1111
Other Information
Parallel Load ABCD = 0011
LS1 1
RSI 0
S2 S1 S0 QA QB QC QD
0 1 0 1
0 0 0 1 0 1 1 0 0 1 0 1 1 1 0 1 0 0 0 1 1 1 0 0 0 0 1 1 0 1 1 1 0 0 1 1 0 1 0 0 1 1 1 1 1 1 1 1 1 0 0 0 1 1 1 1 1 1 0 0 0 0 0