Upload File

verification academy uvm forum seminar uvm and emulation sgupta

  • Home
  • Documents
  • Verification Academy Uvm Forum Seminar Uvm and Emulation Sgupta
prev
next
out of 13
Download Verification Academy Uvm Forum Seminar Uvm and Emulation Sgupta

Upload: charles-kelly

Post on 22-Feb-2018

255 views

Category:

Documents


1 download

Report

TRANSCRIPT

  • 7/24/2019 Verification Academy Uvm Forum Seminar Uvm and Emulation Sgupta

    1/13

    UVM and EmulationEasing the Path to AdvancedVerification and Analysis

    Sanjay GuptaDirector of Verification QTI (Qualcomm Technology Inc)

  • 7/24/2019 Verification Academy Uvm Forum Seminar Uvm and Emulation Sgupta

    2/13

    Director of Verification QTIResponsible for SoC methodology

    Using UVM to promote reuse

    Vertical reuse within projects

    People reuse within QTI

    Using Veloce for Performance validation Power verification

    Who am I and What do We Do?

  • 7/24/2019 Verification Academy Uvm Forum Seminar Uvm and Emulation Sgupta

    3/13

    SoC for mobile phone/tabletUVM-based verification

    Cores and SoCs

    Use UVM Register package extensively

    UVM sequences on transactors to replace processor

    Methodology encourages Simulation-to-Emulationmigration Simulation & Simulation Acceleration

    Methodology From 30,000 feet

  • 7/24/2019 Verification Academy Uvm Forum Seminar Uvm and Emulation Sgupta

    4/13

    Design Block Diagram

    Modem

    LTE

    World

    Modem

    Multicore Subsystem Multimedia

    Snapdragon System Fabric

    Dual Channel Memory

    Snapdragon Adaptive Power Technologies

    GPS

    H ex ag on D SP H ex ag on D SP

    CPU

    VeNum

    L1 Cache

    L2 Cache

    CPU

    VeNum

    L1 Cache

    GPU

    Audio/Video HW

    Accelerators

    Hexagon DSP MMX

    Processor

    Hexagon

    DSP

    Hexagon

    DSP

    Hexagon

    DSP

    Multimedia

    GPU

    GPS

    DSP

    Modem

    PowerMgmt

    RF

    Connectivity

    Memor

    SoftwaHLOS

  • 7/24/2019 Verification Academy Uvm Forum Seminar Uvm and Emulation Sgupta

    5/13

    Qualcomms Usage of Mentor Verification Tool

    UVM Supports the Tool Flow

    Full UVM Block-level TestbenchesAdd UPF at Block-level

    Reuse UVM components at SoC

    Passive components

    Stimulus driven by "real" tests

    Sanity (smaller) tests in simulation

    Use Veloce for AccellerationVisualizer provides common Debugthrough the process

    UPF

    UVM

    Veloce

    UVM

    *Qualcomm is a multi-vendor user

  • 7/24/2019 Verification Academy Uvm Forum Seminar Uvm and Emulation Sgupta

    6/13

    SoC-level tests run for a long timeWe needed to run bigger usage tests with visibility

    We wanted to keep testbenches and VIP

    Keep checking/messaging/monitoring

    Keep on-the-fly backdoor accesses

    User programs and benchmarks run in SimXL mode

    The Need for Speed

  • 7/24/2019 Verification Academy Uvm Forum Seminar Uvm and Emulation Sgupta

    7/13

    Veloce RAM model replacementSetup Makefiles to ease migration

    Identify problematic design constructs

    PLLs

    Analog Components

    Make sure you have behavioral models ready to go

    Things for Design Engineers to Look Out For

    Plan Upfront to Avoid Issues in Emulation Later

  • 7/24/2019 Verification Academy Uvm Forum Seminar Uvm and Emulation Sgupta

    8/13

    Memory image format and downloadingMake testbenches emulation friendly

    Use performance switches

    Backdoor memory support

    Ensure DPI is Veloce-compatible

    Ensure no #

  • 7/24/2019 Verification Academy Uvm Forum Seminar Uvm and Emulation Sgupta

    9/13

    Using UPF in both Questa and Veloce Validate UPF basics in simulation

    Transition to Veloce for larger tests to find actual bugs

    Power estimation in Veloce

    Dump fsdb for analysis

    Direct streaming of power data

    Run full SoC use cases Previously only able to run small power validation tests

    Power Validation/Analysis is Critical

  • 7/24/2019 Verification Academy Uvm Forum Seminar Uvm and Emulation Sgupta

    10/13

    Hard to write native tests to exercise powerLong multimedia tests at block level

    Visibility is required

    Visualizer and Codelink

    Full SoC power tests take days

    Infeasible in simulation

    Power Verification with Veloce

    Power

  • 7/24/2019 Verification Academy Uvm Forum Seminar Uvm and Emulation Sgupta

    11/13

    UVM transition happened 4-5 years agoWe use standard UVM

    No QTI-specific extensions

    UVM makes it easier to adopt external VIP

    We use Synthesizable VIP on Veloce

    UVM is the Foundation

  • 7/24/2019 Verification Academy Uvm Forum Seminar Uvm and Emulation Sgupta

    12/13

    Visualizer and Codelink are great for debug Good performance

    Port well between simulation and emulation

    UPF Support

    Not complete yet

    Good gate-level performance on Veloce

    Strong collaboration between companies Continually improving

    We work closely with Mentor

  • 7/24/2019 Verification Academy Uvm Forum Seminar Uvm and Emulation Sgupta

    13/13

    Nothing in these materials is an offer to sell any of the components or devices referenced herein.

    2013-2015 Qualcomm Technologies, Inc. and/or its affiliated companies. All Rights Reserved.

    Qualcomm is a trademark of Qualcomm Incorporated, registered in the United States and other countries, used with permission.Other products and brand names may be trademarks or registered trademarks of their respective owners.

    References in this presentation to Qualcomm may mean Qualcomm Incorporated, Qualcomm Technologies, Inc., and/or othersubsidiaries or business units within the Qualcomm corporate structure, as applicable.

    Qualcomm Incorporated includes Qualcomms licensing business, QTL, and the vast majority of its patent portfolio. QualcommTechnologies, Inc., a wholly-owned subsidiary of Qualcomm Incorporated, operates, along with its subsidiaries, substantially all ofQualcomms engineering, research and development functions, and substantially all of its product and services businesses, inc ludingits semiconductor business, QCT.

    Thank You!Questions?


CLBottasso SCacciola ACroce SGupta EWEC2010

UVM and Emulation: How to Get Your Ultimate Testbench ... · 1 UVM and Emulation: How to Get Your Ultimate Testbench Acceleration Speed-up Hans van der Schoot, Emulation Technologist,

HeffernanIEpresentationOldIrish - UVM

UVM Mentoring

Course Basic Uvm Session8 Uvm Reporting Tfitzpatrick

UVM Framework - FPGAworldprogram.fpgaworld.com/2015/more_info/UVM_Framework_Handout.pdf · UVM Framework Stefan Bauer FV Application Engineer ... UVM provides testbench methodology,

UVM TUTORIAL;

Universal Verification Methodology (UVM) - Accelleraaccellera.org/images/activities/committees/uvm/UVM...Janick Bergeron UVM TLM2 and Register Package 12:20pm – 12:50pm Ambar Sarkar

UVM Rapid Adoption: A Practical Subset of UVM...UVM Rapid Adoption: A Practical Subset of UVM – Sutherland and Fitzpatrick – DVCon, March 2015 2 verifying digital logic designs,

SHWETA GUPTA - ix.cs.uoregon.eduix.cs.uoregon.edu/~sgupta/Shweta Gupta CV.pdf · SHWETA GUPTA University of Oregon Personal Info Phone +1 541-650-8409 Email [email protected]

RDF09 AFR Presentation SGupta 1

Uvm Benefits

LAN Emulation, ATM Emulation, Classical IP over ATM

UVM acceleration the most efficient way to shorten your … · December, 2014 Justin Zhang Technical Manager Mentor Emulation Division UVM Acceleration The Most Efficient Way to Shorten

Get Ready for UVM-SystemC - DVCon India · Outline • A bit of history… • Why UVM in SystemC? • Main concepts of UVM • Advantages of UVM-SystemC • Work-in-Progress: Register

Going Global: Vermont Librarians’ International Experiences and Reflections Laurie Kutner (UVM) (Costa Rica) Mara Saule (UVM) (Latvia) Paul Philbin (UVM)

Getting Started with UVM - VerilabGetting Started with UVM Vanessa Cooper Verification Consultant Getting Started with UVM ! What is UVM? ! Building a Testbench ! Testbench Architecture

UVM Presentation

questions/complaints: jstaylor@uvm slide show: uvm/~jstaylor/TKST

Review of UVM ERM Planning€¦ · UVM ERM Plan T:\Higher Ed\Prospects\UVM erm\UVM ERM Plan (3) 11.1.doc 1 Introduction In November of 2009, UVM President Daniel Mark Fogel approved

Minutes - UVM

Universal Valve Module (UVM) Installation Manual Version ... · The UVM can communicate with the UVM Configuration Tool. To this end, the UVM can reside at one of 16 hardware addresses

UVM METHODOLOGY TAKES ANOTHER STEP FORWARD: A UVM …€¦ · | PRESENTATION TITLE | 2 9/3/14 | Confidential Why UVM? UVM is the Universal Verification Methodology ‒ A methodology

UPENN AdvancedVerification 11272017ese532/fall2017/lectures/Day24_25_A… · UVM Reuse Structure 34 rdo, Advanced Verification, November 2017 SystemVerilog UVM UVM Framework Reusable

An Introduction to the Next Generation Verification ... · Vlang Cosimulation with Virtual/Emulation Platforms Data Synchonization RTL UVM Vlang DPI / VPI / VHPI Top Down RTL SystemVerilog

UVM Sequences

Simplified UVM for FPGA Reliability UVM for “Sufficient ... · Simplified UVM for FPGA Reliability UVM for “Sufficient Elemental Analysis ... VHDL record to encapsulate data

Tracking UVM

ENOSBURGH - UVM

UVM Ramakrishna

ScholarWorks @ UVM

UVM Sans UVM - An approach to automating UVM testbench …€¦ · UVM Sans UVM An approach to automating UVM testbench writing Rich Edelman ... SystemVerilog code, but you don’t

PowerSketch uvm

T13 - UVM & Emulation - Mentor Graphics - DVCon Europe · © 2014 Mentor Graphics Corp. Company Confidential ... All components mapped into emulator must be written in a ... Must

UVM and Emulation: How to Get Your Ultimate Testbench ... · PDF fileTestbench acceleration, ... transfer hovers around the 10X ratio while Ethernet packets can reach thousands of