viasystems pcb101 dec 2012
DESCRIPTION
SMTA West Penn Presentation Viasystems PCB101TRANSCRIPT
![Page 1: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/1.jpg)
PCB 101:PCB 101:
How Printed Circuit Boards are Made
Todd Henninger
Field Applications Engineer
Midwest Region
![Page 2: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/2.jpg)
ToolingTooling
![Page 3: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/3.jpg)
Design Data Package
• CAD Data (ODB++ or Gerber 274x format)
• Independent Net List File (IPC-D-356)
• Fabrication Drawings
PRE-PRODUCTION ENGINEERING (Tooling)
• Fabrication Drawings
• Mechanical Dimensions
• Build Requirements (materials,
tolerances, surface finish, etc.)
![Page 4: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/4.jpg)
INDUSTRY STANDARDS (SPECIFICATIONS)
IPC
(Assoc. Connecting Electronics Industries)
• IPC-6012C is main build spec
• Classes (1, 2, 3)
• Default reference specs
• Other series include Design (IPC-2221), • Other series include Design (IPC-2221),
Materials (IPC-4101), Test Methods (IPC-
652), etc.
![Page 5: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/5.jpg)
Methods Engineering
• Material Stackup
• Impedance Modeling
• Floor Travelers
PRE-PRODUCTION ENGINEERING (Tooling)
CAM
• CAD Data Analysis and Editing
• Production Panelization
• CNC Programming
• Electrical Test (ET) Programming
![Page 6: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/6.jpg)
Assembly Sub-Panel (“Array”)
![Page 7: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/7.jpg)
PCB PCB
Keep-out Area
Perimeter
1.0”
0.200”
0.200”
Impedance
coupon
PANEL UTILIZATION
PCB PCB
PCB PCB
Manufacturing Panel
0.200”
1.0”
coupon
Process
control
coupon
Tooling holes
![Page 8: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/8.jpg)
PCB PCB PCB
8.150” x 11.150 8.150” x 11.150
Very good panel utilization Poor panel utilization
8.150” x 11.5
PANEL UTILIZATION
PCB PCB PCB
8.150” x 11.150 8.150” x 11.150 8.150” x 11.5
Total usable area 371.25 in.^2 Total
Circuit area 363.49 in.^2.
98% panel utilization
Total usable area 371.25 in.^2 Total
Circuit area 187.45 in.^2.
50% panel utilization
![Page 9: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/9.jpg)
Production Panel Size
Usable Area
PANEL UTILIZATION: “Nesting”
Circuits Nested
Panel Yield = 8 parts
Optimized Nesting
Panel Yield =10 parts
Part folded to
shape after
punchingNo Nesting
Panel Yield = 6 parts
![Page 10: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/10.jpg)
PCB Materials
![Page 11: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/11.jpg)
Copper Foil: Typical Thickness
1/2oz (0.6 mils) or 1oz (1.2 mils)
Core: PCB Building Block
Dielectric: Thickness Ranges
.002”-.060” or greater
Glass Bundles & Organic Resin (“FR4”)
or high-performance specialty material
(Teflon, Ceramic, Polyimide, Low-Df, etc.)
![Page 12: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/12.jpg)
Glass Style: 106
Plain Weave
Count: 56x56 (ends/in)
Thickness: 0.0015”
FR4 Woven Glass Styles
Source: Isola
Glass Style: 1080
Plain Weave
Count: 60x47 (ends/in)
Thickness: 0.0025”
![Page 13: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/13.jpg)
Glass Style: 2113
Plain Weave
Count: 60x56 (ends/in)
Thickness: 0.0029”
FR4 Woven Glass Styles
Source: Isola
Glass Style: 2116
Plain Weave
Count: 60x58 (ends/in)
Thickness: 0.0038”
![Page 14: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/14.jpg)
Glass Style: 1652
Plain Weave
Count: 52x52 (ends/in)
Thickness: 0.004”
FR4 Woven Glass Styles
Source: Isola
Glass Style: 7628
Plain Weave
Count: 44x32 (ends/in)
Thickness: 0.0068 (in)
![Page 15: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/15.jpg)
Production ProcessesProduction Processes
![Page 16: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/16.jpg)
Copper clad laminate
Copper foil
Dielectric
Photo-resist
Photo-tool
Expose
INNER LAYER PRINT AND EXPOSE
Copper clad laminate Dielectric
![Page 17: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/17.jpg)
Laser Direct Imaging (LDI)
Elimination of Photo Tools
� No Film/Artwork Movement
� Quick Turn Made Easy
� Run product as soon as Engineering
releases data to the floor
� Reduction in Defect Count
� Direct Write = No Film related defects
� No issues related to loss of vacuum� No issues related to loss of vacuum
Scanning Optics
• Improved Resolution
• System Resolution 4000 dpi
• Current process capability (0.0025”/0.0025”)
• CCD Camera System & Target Fiducials
• Positional Accuracy +/-25µm (.001”)
![Page 18: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/18.jpg)
Copper clad laminate
Copper foil
Dielectric
Photo-resist
DEVELOP
Copper clad laminate Dielectric
![Page 19: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/19.jpg)
COPPER ETCH
![Page 20: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/20.jpg)
RESIST STRIP
![Page 21: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/21.jpg)
Oxide
AUTOMATED OPTICAL
INSPECTION (AOI)
&
OXIDE
![Page 22: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/22.jpg)
Core
Core
Prepreg
Prepreg
Foil
LAYUP
Foil
Prepreg
Core
Core
Prepreg
![Page 23: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/23.jpg)
Stackup Example
![Page 24: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/24.jpg)
LAMINATION
![Page 25: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/25.jpg)
LAMINATION
![Page 26: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/26.jpg)
LAMINATION
![Page 27: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/27.jpg)
MECHANICAL DRILL
![Page 28: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/28.jpg)
MECHANICAL DRILL
![Page 29: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/29.jpg)
Small Diameter Mechanical Drills
5.9 mil (150 micron)
Human hair
2.5 mil (60 micron) to
3.5 mil (90 micron) • Small diameter are very fragile
• High speed spindles are required
• Feed rates are about 50% of
Carbide drill bit
•standard via diameters
• Drill life of 300 to 600 hits depending on material
• Short flute length limits hole depth
• Drill cost is higher
![Page 30: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/30.jpg)
Layer +2Prepreg
Layer +1Prepreg
Layer 1
Via Structures: Thru-Hole, Blind, Buried
Through via
Stacked microvia
Offset via
Stacked microvia using a microvia
in the sub-lamination
Layer +2Prepreg
Layer +1Prepreg
Prepreg
Layer 1Prepreg
Layer 8Prepreg
Prepreg
Layer 2
Layer 3Laminate Core
Layer 6
Layer 7Laminate Core
Layer 4
Layer 5Laminate Core
Sub-Lamination
![Page 31: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/31.jpg)
Q1
Q2
Q3
MICROVIAS: DRIVEN BY TIGHT SPACING
Q4
L1
L2
L3
L4
L5
L6
![Page 32: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/32.jpg)
UVTo cut copper
LASER DRILLING: MICROVIAS
![Page 33: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/33.jpg)
CO2
To cut dielectric material
LASER DRILLING: MICROVIAS
![Page 34: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/34.jpg)
LASER DRILLING: MICROVIAS
U.V. drilling of copper
using focused, spiraling
beam
CO2 drilling of laminate
dielectric using refracted
beam
![Page 35: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/35.jpg)
DESMEAR: PLASMA OR CHEMICAL
![Page 36: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/36.jpg)
As Drilled
HOLE PREPARATION
As Drilled
![Page 37: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/37.jpg)
After Desmear
HOLE PREPARATION
After Desmear
![Page 38: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/38.jpg)
HOLE PREPARATION
Laser Microvia Laser Microvia
Post-Desmear
![Page 39: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/39.jpg)
ETCHBACK
![Page 40: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/40.jpg)
Hole Fill: “Via-in-Pad”
Non-conductive Via fillConductive Via fill
![Page 41: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/41.jpg)
Vacuum Assist Via Filling
Via Hole Fill Equipment
![Page 42: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/42.jpg)
Excess (Cured) Fill
Material Removed
Automated Linear Surface Grinder
![Page 43: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/43.jpg)
Planar Microvia
0.010”
0.004” dia.
0.002”
Microvia Copper Fill
Source:Source:
Brightener
Carrier
Stacked Microvia
Capture pad
Layer 1
Layer 2
Layer 3
![Page 44: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/44.jpg)
ELECTROLESS COPPER
![Page 45: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/45.jpg)
Photo-tool
Photo-resist
ExposeOUTERLAYER IMAGE
![Page 46: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/46.jpg)
DEVELOP
![Page 47: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/47.jpg)
ELECTROLYTIC COPPER PLATE
![Page 48: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/48.jpg)
ELECTROLYTIC COPPER PLATE
![Page 49: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/49.jpg)
TEMPORARY TIN PLATE (ETCH RESIST)
![Page 50: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/50.jpg)
STRIP PHOTO RESIST
![Page 51: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/51.jpg)
COPPER ETCH
![Page 52: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/52.jpg)
Plated copper
Base copperE’less copper
COPPER ETCH
Laminate
![Page 53: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/53.jpg)
COPPER ETCH
![Page 54: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/54.jpg)
COPPER ETCH
![Page 55: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/55.jpg)
COPPER ETCH
![Page 56: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/56.jpg)
COPPER ETCH
![Page 57: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/57.jpg)
COPPER ETCH
![Page 58: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/58.jpg)
COPPER ETCH
![Page 59: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/59.jpg)
TIN RESIST STRIP
![Page 60: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/60.jpg)
LIQUID PHOTO IMAGABLE (LPI)
SOLDERMASK APPLICATION
![Page 61: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/61.jpg)
Photo-tool
ExposeEXPOSE
![Page 62: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/62.jpg)
DEVELOP
![Page 63: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/63.jpg)
SOLDERMASK DEVELOP
![Page 64: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/64.jpg)
SOLDERMASK TENTING
![Page 65: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/65.jpg)
SOLDERMASK TENTING
Clearanced (“Encroached”) “Tented”
![Page 66: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/66.jpg)
FINAL SURFACE FINISH (ENIG EXAMPLE)
![Page 67: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/67.jpg)
SILKSCREEN NOMENCLATURE
![Page 68: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/68.jpg)
AUTO ROUT (DEPANELIZATION)
![Page 69: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/69.jpg)
ELECTRICAL TEST
1) CLAMSHELL
(“BED OF NAILS”)
2) “FLYING PROBE”
![Page 70: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/70.jpg)
VISUAL INSPECTION / PIN GAUGE
![Page 71: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/71.jpg)
DIMENSIONAL VERIFICATION
![Page 72: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/72.jpg)
MICROSECTION
![Page 73: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/73.jpg)
Annular Ring
IPC 6012B Class 2 IPC 6012B Class 3
Minimum annular
Ring 1.969 mil
Larger pad than
Class II to allow
For registration
Worst case registration
allowed by IPC Class II
90 degree
Breakout
Worst case registration
allowed by IPC Class III
Minimum annular
Ring 0.984 mil
For registration
![Page 74: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/74.jpg)
TDR (Impedance Verification)
![Page 75: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/75.jpg)
Interconnect Stress Test (IST)
Developed by PWB Interconnect Solutions Inc. (www.pwbcorp.com)
![Page 76: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/76.jpg)
PACK & SHIP
![Page 77: Viasystems pcb101 dec 2012](https://reader033.vdocument.in/reader033/viewer/2022052523/555ae24bd8b42a62528b52d8/html5/thumbnails/77.jpg)
QUESTIONS?
THANK YOUTHANK YOU
Todd Henninger
Field Applications Engineer
Midwest Region