vlsi design projects

Upload: amitkaller

Post on 07-Apr-2018

221 views

Category:

Documents


0 download

TRANSCRIPT

  • 8/6/2019 VLSI Design Projects

    1/53

  • 8/6/2019 VLSI Design Projects

    2/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 2 of 53

    Authored by : Hrishikesh Sharma Date : 21 December 2004Prashanna Venkatesh B

    Reviewed by : Subramanian P SSreedhar D NRajarama NayakSherlekar S D Date : 21 December 2004

    Approved by : Date :

    Meeting Time-to-market Challenges

    2004 TATA Consultancy Services

    Printing the document

    To print this document optimally, take colourprint outs of pages 12, 1315, 17, 18, 19, 22, 23, 27, 28,32, 33, 35, 37, 40, 42, 44 and 45. All other pages can be printed in black and white.

    Viewing the document

    Pages 18 to 44 are best read on screen with a magnification of 125% or higher. Other pages can be

    read at normal zoom.

  • 8/6/2019 VLSI Design Projects

    3/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 3 of 53

    ! " "#

    $%%%!& ! # ##'

    !%% #

    (#% !)*!!

    # + #,-(!#

    . ! !/%!#0'!/!#!!/'!/1!

    !!!##

    !/#

    ( / 2%%%!!!/%

    (%34

    !/%!

    *!2#!/

    !#*(!!!#1 ! " "#

    - .! !

    .!'/#%#/'#!

    5

    !!!%

  • 8/6/2019 VLSI Design Projects

    4/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 4 of 53

    Contents ................................................................................................................................................... 3

    ! ............................................................................................................................................................. 3

    "#$ .................................................................................................................. 3

    !%...........................................................................................................................................3

    & $ ................................................................................................................................................................ 8

    ' ##(## ...........................................................................................................................................9

    ..................................................................................................... 9 ......................................................................................................................................... 9 ............................................................................................................... 10 ...................................................................................................................................... 10

    ........................................................... 10! .................................................................................... 11

    ) *#+$+((!#,........................................................................................................................ 14

    - !.($+((!#(("+/ ............................................................................ 16

    "................................................................................................................................. 16 ".................................................................................................................................................. 17 ........................................................................................................................ 18 .............................................................................................................................................. 18 ............................................................................................................................................... 19 ............................................................................................................................................. 20 ................................................................................................................................................ 20 ............................................................................................................................................. 21

    #$%#&'&() ............................................................................................................................................................ 21 *&+,-.(',&/('0(121(1'3 ...............................................................................................................................................21

    !""................................................................................................................. 21! %',/(1#&/.14/(1##$%#&'&()........................................................................................................................... 21! %',/(1#&/.14/(1#*&+,-.(',&/('0(121(1'3 .............................................................................................................22

    ........................................................................................................................ 22 .............................................................................................................................................. 22 ............................................................................................................................................... 23 ............................................................................................................................................. 24 ................................................................................................................................................ 24 ............................................................................................................................................. 24

    ,/1&1&6...........................................................................................................................................................................24

    '21'70(121(1'3.............................................................................................................................................................. 25 #&516*,/(1#&/&/6'$'&(./&&1&6................................................................................................................................ 25 &21,#&$'&('(*% .......................................................................................................................................................... 25

    !""................................................................................................................. 25! ,/1&1&6...........................................................................................................................................................................25! '21'70(121(1'3.............................................................................................................................................................. 26! #&516*,/(1#&/&/6'$'&(./&&1&6................................................................................................................................ 26! &21,#&$'&('(*% .......................................................................................................................................................... 26

    ......................................................................................................................... 27 .............................................................................................................................................. 27

  • 8/6/2019 VLSI Design Projects

    5/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 5 of 53

    ............................................................................................................................................... 28 ............................................................................................................................................. 29 ................................................................................................................................................ 29 ............................................................................................................................................. 29

    /%1+,#(#(-%1&6............................................................................................................................................................ 29 '01+1&6/,+$/0,#3 .....................................................................................................................................................29 ,1(10/./(8&/.-313........................................................................................................................................................ 30 ,#(#(-%'2/.*/(1#& ....................................................................................................................................................... 30 .6#,1(8$'316&............................................................................................................................................................. 30

    !""................................................................................................................. 30! /%1+,#(#(-%1&6............................................................................................................................................................ 30! ,#(#(-%'2/.*/(1#& ....................................................................................................................................................... 31! '01+1&6/,+$/0,#3 .....................................................................................................................................................31! ,1(10/./(8&/.-313........................................................................................................................................................ 31! .6#,1(8$'316&............................................................................................................................................................. 31

    ! ".......................................................................................................................... 32 .............................................................................................................................................. 32 ............................................................................................................................................... 33 ............................................................................................................................................. 34 ................................................................................................................................................ 34

    ............................................................................................................................................. 34! *&0(1#&/.'(/1.1&6......................................................................................................................................................... 34! 2',/..'3(./&&1&6....................................................................................................................................................... 34

    !""................................................................................................................. 35!! *&0(1#&/.'(/1.1&6......................................................................................................................................................... 35!! 2',/..'3(./&&1&6....................................................................................................................................................... 35

    9 ................................................................................................................................. 35# .............................................................................................................................................. 35# ............................................................................................................................................... 37# ............................................................................................................................................. 37# ................................................................................................................................................ 38# ............................................................................................................................................. 38

    9 #+*.''3(1&6................................................................................................................................................................ 38

    9 #+*.'&('6,/(1#& .......................................................................................................................................................... 399 '3(1&671(8,#(#(-%':#/,+3..........................................................................................................................................39# !""................................................................................................................. 39

    9! #+*.''3(1&6................................................................................................................................................................ 399! #+*.'&('6,/(1#& .......................................................................................................................................................... 409! '3(1&671(8,#(#(-%':#/,+3..........................................................................................................................................40

    ; !.................................................................................................... 40$ .............................................................................................................................................. 40$ ............................................................................................................................................... 42$ ............................................................................................................................................. 42$ ................................................................................................................................................ 42$ ............................................................................................................................................. 42

    ; 1$1&6&/.-313................................................................................................................................................................ 42$ !""................................................................................................................. 42

    ;! 1$1&6&/.-313................................................................................................................................................................ 42

  • 8/6/2019 VLSI Design Projects

    6/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 6 of 53

    %./0'$'&(/&+,#*(1&6.......................................................................................................48 !""................................................................................................................. 49

    ! 81%.'2'..##,%./&&1&6>%./0'$'&(/&+,#*(1&6.......................................................................................................49 =) ....................................................................................................... 50 .............................................................................................................................................. 50 ............................................................................................................................................... 50 ............................................................................................................................................. 50 ................................................................................................................................................ 50 ............................................................................................................................................. 50 !""................................................................................................................. 50

    0 ##( .............................................................................................................................................. 52

    1 "( .............................................................................................................................................................. 53

    List of Figures0678"9:";202?-2682< .................................................................................................. 130678"A:>

  • 8/6/2019 VLSI Design Projects

    7/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 7 of 53

    List of acronyms

    27 27

    2 2%

    2=6 2=6

    -0 -#

    6

  • 8/6/2019 VLSI Design Projects

    8/53

  • 8/6/2019 VLSI Design Projects

    9/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 9 of 53

    ' #2

    !!0!%!# 0#!

    ) # #

    8B- ! 2 !/ # ' 3 EFG 4!!*>

    !##$&+

    7 % #+'!' > 3 ! #

    '##4-

    5 # /#/

    '3& (452!/%!

    #!/.

    # # /34!!

    '3' 5.66(40! C9D ! ' !

    0H

    !

    -"

    /!#!

    =!/!%%/!

    2

    !/

    !#

    #/!!

    !/#*#( !/ #%%/

    !/ /% % 5 #

    3*4 1 ! %

  • 8/6/2019 VLSI Design Projects

    10/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 10 of 53

    '3) 262#6(! !34!

    !! # %# !

    ( %'!!5* '

    !/

    !/

    0!C@D## 3 % 8% !

    4#/%##%!*#%!

    !/ # !! / # ( ! 3 ! 4 /%#1!#!#!!#

    #!#* 3 '# 4 1 !

    !#/

    '3- 262 #!!#

    * %.!' ! 8% */5

    ##

    ##!

    !/2 !

    '30 762#68%662 % !

    (/!%*:3II

    6

  • 8/6/2019 VLSI Design Projects

    11/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 11 of 53

    > # !

    /

    %!#0! CHD ! # ! #

    % #/%

  • 8/6/2019 VLSI Design Projects

    12/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 12 of 53

    !/%/0 #*

    8 1 #

    #!!2

    (/#

    !#

    Full-chip Test

    Specification

    Low-level

    Design

    Unit Test

    Specification

    Unit Test

    Planning

    !"#

    # # .! #

    #/!1!'

    ##

    !*#>

    $&!%#%!0%!%#

    ##>.!!

    !##>/

    5%!*#!%

    # % #%%34#

    .! / ! *) # 2

    3#4!##!!!!!#2$&

    !%#%!?0%!%###>.!!!

    ##

    >/

  • 8/6/2019 VLSI Design Projects

    13/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 13 of 53

    / 0

    *

    ! 5 % ! * # !%2%/

    #%#%%

    3 4 #

    #

    //!

    Full-chip Test

    Specification

    Low-level

    Design

    Unit Test

    Specification

    Unit TestPlanning

    {20, 5 hrs}

    {7, 2 hrs}

    {3, 4 hrs}

    $!"

    !!!!

    3%4#* / : # !/ !

    *

    #'!!/%!""#

  • 8/6/2019 VLSI Design Projects

    14/53

  • 8/6/2019 VLSI Design Projects

    15/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 15 of 53

    ARM 720TDSP Core

    SDRAMController

    Clock Management&

    Reset Control

    RTC General

    Purpose I/OUART

    Serial Port IrDA Interface

    Memory ControllerPC Card / Flash

    Control

    Address / Data

    Generation

    Dynamic

    Memory Control

    Static

    Memory Control

    Test

    Logic

    DMA

    Controller

    Advanced Peripheral Bus (APB)

    AHB / APB

    Bridge

    Advanced High Performance

    AHB

    Controller

    USB

    Device

    External Bus

    Interface

    Timers (4)

    ConditionedExternal Interrupts

    Color LCD

    Controller

    LCD

    Interface

    SoC for 3G

    DDC ChipMatched

    RakeProcessing

    Max RatioCombine

    Tracking FEC &CRC

    MACH / W

    Input Signal

    %!

  • 8/6/2019 VLSI Design Projects

    16/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 16 of 53

    - .2$+(2#22"6:

    ""#5!%#-=!#C9D

    !!!!/%

    # % % !@@C9D#!0!*

    # # #! 0 !/!!3%4*!%!/2@K!

    #'0#3

    %%/4!/%2#*!!/%

    5!!#*!

    -3& 6"6:%%!!" !' ! 3

    # L4 ! !

    /#:

    0

    3 4#

    /

    =

    o "

    o (#%#

    o -#

  • 8/6/2019 VLSI Design Projects

    17/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 17 of 53

    o

  • 8/6/2019 VLSI Design Projects

    18/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 18 of 53

    -3) (&8#26(-3)3& !6#22"6:

    To Party 2B

    Proposal Drafting

    & ReviewingInteractive Finalization withParty 1

    1+

    TCS ProposalCheck List

    TCS TechProposal

    R&DProject

    ?

    Yes

    Effort EstimationAnd

    Reviewing

    No

    Manpower allocationand

    Induction

    B

    B

    ConceptNote

    EffortEstimation

    To Party 2

    To Party 1

    Project

    Startup

    To Analysis &

    Setup Stage

  • 8/6/2019 VLSI Design Projects

    19/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 19 of 53

    /

    RequirementGeneration

    ProposalReviewing

    To Party 2

    From

    Party 2

    Perf ormance Spec

    ProductSpec

    ToolsSpec

    ProcessDoc

    Statementof work

    ConceptNote

    Technicalproposal

    EffortEstimation

    -3)3' #2276

    5%!#3!/4!#

    !/#

    #!/'

    3 4

    3#43#4!

    ! @)534

    !#

    /*#2#

    /2 !! =#/ #

    5#8B-!/1#8B-!/#%! HAI9

    2Functional or real-time verification

  • 8/6/2019 VLSI Design Projects

    20/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 20 of 53

    +!

    5 34 2

    34

    -3)3) 76#22"6:

    0 A6! '0--!%

    '#%

    ' 0 -= .## 2 # # !#

    3')45

    = #/

  • 8/6/2019 VLSI Design Projects

    21/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 21 of 53

    -3)30 "6:22.2

    -3)303& ;

    8B-##03'4

    !!':

    =)>'##0!8/8--2-=

    )=7 ' #%!!!%!

    !!#

    !'34#!34'9@%

    ##' !/#

    ##!/!

    -3)303' (562

    2/%*

    1 ) 3#/4 2#3!4

    ! # /! # % / !

    '!!!':

    2'!'

    2 ) #

    !/ #

    -3)31 66:22.2

    -3)313& 6;

    ' ! # 0!

    #!

  • 8/6/2019 VLSI Design Projects

    22/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 22 of 53

    ( !

    #/

    3#47

    !#

    = # % ! %/

    3.-24#!/

    -3)313' 6(562

    '###!#

    ####

    !# ! # /

    -3- ('86522((-3-3& !6#22"6:

    PerformanceSpec

    ProductSpec

    ToolsSpec

    ProcessDocuments

    Statement ofwork

    ConceptNote

    Technicalproposal

    EffortEstimation

    IdentifyBottlenecks

    Check for existingsolutions

    Design alternatesolutions

    Proposed Design

    approach

  • 8/6/2019 VLSI Design Projects

    23/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 23 of 53

    Analysis

    ReviewReport

    Approved?

    Review

    Causal Analysis(Opt)

    ArchitectureProposal

    DesignApproachProposal

    No Yes

    PerformSign-Off

    Conduct Training (Opt) Setup HLD Environment

    Collection ofArticles/Standards

    Setup SW / Board DesignEnvironment

    Create Database fileInput Docs

    for Analysis

    -3-3' #2276

    #!!!=!/

    6 !/ #" * %#!

    #%%>#!#

    #!#!!#2 !

    !/ '

    :

    #'%

  • 8/6/2019 VLSI Design Projects

    24/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 24 of 53

    !!

    '

    = ' ! 34 3

    4!#)!)#

    = )#

    -3-3) 76#22"6:

    0A6#!*#/ 8/ 8 --+ 0 #/#!#/

    !# %#/ ! #

    A6 ### 8%

    -3-3- +.2

    2HH@!

    1 $ &

    #

  • 8/6/2019 VLSI Design Projects

    25/53

  • 8/6/2019 VLSI Design Projects

    26/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 26 of 53

    0*

    - / %2 / #/

    -3-313' :2

    !#+#

    )!/!!!#

    (!'#'

    ! ! #'!/

    #

    -3-313) #6

    (##

    "!%

    2' !/ !>!/

    -3-313- (

    -

    /#

    -#34!/

    -!%/

  • 8/6/2019 VLSI Design Projects

    27/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 27 of 53

    -30 ()8.662(-303& !6#22"6:

    HLD DocumentCreationInput Docs for

    HLD creation

    HLD DesignDocument

    Feasibility Study andCritical path Analysis

    Project Document andPlan Updating

    Abstract ofArticles &Standards

    1+

    Input Docs forAnalysis

  • 8/6/2019 VLSI Design Projects

    28/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 28 of 53

    System

    Componentization

    Identification of

    Functionality

    System Req

    Analysis

    Design of

    Algorithms (Opt)

    Design

    ok ?

    Causal Analysis

    (Opt)

    No

    Yes

    Perform

    Sign-Off

    ComponentSpec

    FunctionalSpec

    1+

    ComponentPerformance Spec

    AlgorithmSpec

    HLD Design DocumentKnow ledgefrom

    Training

    -303' #2276

    !#'#!

    !>!!/'

    3!4## - !

    >=

    2 3 #4

  • 8/6/2019 VLSI Design Projects

    29/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 29 of 53

    -303) 76#22"6:

    0 A6 % #

    #/ = #/

    -303- +.2

    8 # - !/###9@%%

    0$%&%%!#

    2 #

    %

    22 %/

    # ! ! '

    !/1- #%

    #2%#+#

    0 %#!/#

    !!9@%

    #!!!!#

    -3030 "6:22.2

    -30303& #5

    !!':

    =#

    =

    -30303' .2

    !!':

    =

    -)

    >#

    >#/

  • 8/6/2019 VLSI Design Projects

    30/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 30 of 53

    -30303) 6#6522

    !!':

    =#

    -30303- #56

    !!':

    =#

    > ! #

    >###/

    -303030 62

    !!':

    =)'#

    324=

    >

    > !

    -3031 66:22.2

    -30313& #5

    ##:

    o

    o "

    o 0

    o 8%#

    -!#!!

    -!)!#

  • 8/6/2019 VLSI Design Projects

    31/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 31 of 53

    -30313' #56

    -#

    (##

    -''

    -30313) .2

    0!#

    0#

    0#%'

    2 ! !

    '#/

    -30313- 6#6522

    -#!##

    (*#!

    -303130 62

    (#!

    ( # #

    : # # 0 !%

    #

  • 8/6/2019 VLSI Design Projects

    32/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 32 of 53

    -31 (-8+:.662(-313& !6#22"6:

    Create LLDDocument &

    Review

    Revise ProjectEstimates

    Refine user Documents

    ClientDocuments

    Update Project Plan

    LLDDesignDocument

    InterfaceSpecs

    LLDDesignGuidelines

    Create Full ChipTest Spec

    DocumentsOk?

    Conduct CausalAnalysis (Opt)

    Conduct CausalAnalysis (Opt)

    SpecsOk?

    HLDDesignDocument

    No YesNo

    1+

    TestSpecs

    Yes

  • 8/6/2019 VLSI Design Projects

    33/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 33 of 53

    Plan for chip levelTesting

    Derive functionalTest case for Chip

    level

    Draw the Testsetup for the Real

    Time chip level

    Identify Boards /Components for

    validity

    AutomateTest case

    Generation

    Identify Test /Measurement

    Equipments

    Identify

    Debug Tools

    Finalize overallArchitecture

    Detail Module

    Functionality

    Detail Timing

    Behaviour

    Provide LogicDescription

    (Opt)

    !

    Can requiredperformance be

    met?

    No

    Yes

    Identify re-

    usable module

    (Functionality)

    No

    Do the

    Maintainability

    study

    -313' #2276

    !:

    !

    #+'##

  • 8/6/2019 VLSI Design Projects

    34/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 34 of 53

    # !/ #

    ##

    -313) 76#22"6:

    0A6--#/1%

    #/! .>-3

    4'

    =2#

    -31303' 662#6

    !!':

    '#

  • 8/6/2019 VLSI Design Projects

    35/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 35 of 53

    =%3%4#

    =%#

    '

    >

    -3131 66:22.2

    -31313& "66

    !##

    3!%4

    -31313' 662#6

    '

    (/#

    !#

    0=62'0=62#

    - ! 0=62 # ! #

    -3

  • 8/6/2019 VLSI Design Projects

    36/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 36 of 53

    ClientDocument

    CodingGuidelines

    LLD DesignDocument

    1+

    (RTL) ModuleCoding

    Refine user Documents Conduct ProjectMana ement Reviews

    Unit (module) &Top level Test

    Bench creation

    LintChecking

    Code CoverageAnalysis

    RTL Code

    { ................

    }

    1+

    ModuleIntegration

    Analyze TestResults

    Analyze TestResults

    ProblemDetected

    PPA

    Unit (Module)Testing

    Yes

    No

    ProblemDetected

    Yes

    No

    Unit TestBench

    { ................

    +

    Top LevelTestBench

    { ....

    ....

    ....

    1+

    Test ModuleIntegration

  • 8/6/2019 VLSI Design Projects

    37/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 37 of 53

    Decide moduleSpecific

    Test Bench

    Decide integratedmodule & Top

    Level Test Bench

    "#$%

    &

    DecideTest cases

    &Test Vectors

    DecideTest cases

    &Test Vectors for

    To levelDo Pattern-based

    Test vectorGeneration

    Do Pattern-basedTest vectorGeneration

    -3

  • 8/6/2019 VLSI Design Projects

    38/53

  • 8/6/2019 VLSI Design Projects

    39/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 39 of 53

    -3- - !

    3 % 4 -!!

    34#

    >#34

    -3

  • 8/6/2019 VLSI Design Projects

    40/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 40 of 53

    o )%#

    o *%

    o

    o 2

    -#1

    o 5

    o

  • 8/6/2019 VLSI Design Projects

    41/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 41 of 53

    DevelopSynthesis

    Scripts

    Perform Synthesis&

    STA

    Log SynthesisReports

    SynthesisResults

    Ok?

    Yes

    No

    NETLISTOk?

    Yes

    No

    RTL Code

    SynthesisGuidelines

    NETLIST

    [ . ]

    [ . ][ . ]

    [ . ]

    Perform DFT

    FunctionalNETLIST

    FunctionalTest Bench

    DFTGuidelines

    Scan Insertion& ATPG

    Ok

    No

    Yes

    Log DFTReports

  • 8/6/2019 VLSI Design Projects

    42/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 42 of 53

    -3=3' #2276

    58

    !#6/#%%%

    -3=3) 76#22"6:

    0 A6 %' / #/ ! 0 -- #/ /

    ' / / + %#/

    *

    -3=3- +.2

    # # ! 8 1!

    /

    # + #

    6 ! #

    0A6#3!/4--#/#//#//#/

    -3=30 "6:22.2

    -3=303& 6522

    !!':

    =3#/4#

    =#

    2%

    2%%%H # #/

    -3=31 66:22.2

    -3=313& 6522

    /!%#

    4

    The Interactive Timing Analyzer tool produces detailed timing constraint, clock, and path analysis for post-map or post-

    place-and-route implementations.

  • 8/6/2019 VLSI Design Projects

    43/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 43 of 53

    #

    / ! * #

    **!#

    2!!!##

    3

    4 8 #

    #/ 34 0 -#

  • 8/6/2019 VLSI Design Projects

    44/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 44 of 53

    -3> (

  • 8/6/2019 VLSI Design Projects

    45/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 45 of 53

    -3>3' #2276

    (=!!-0

    " ! ! -0 ! # 1 #

    #

    -3>3) 76#22"6:

    0 A6 2=6#

    --

    -3>3- +.2

    5 / % #

    2=62=6"2=6!

    0 A6 # %

    --#/#//#//#/

    -3>30 "6:22.2

    -3>303& #!(6

    !!':

    =%

    =!2=6

    -3>31 66:22.2

    -3>313& #!(6

    (2=6##!'

  • 8/6/2019 VLSI Design Projects

    46/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 46 of 53

    -3&? (=8$;"6.#62(-3&?3& !6#22"6:

    Flow chart

    -3&?3'#2276

    0! -0# # ! ! '

    6#."

    -3&?3)76#22"6:

    0A6#!#/ 2."#/3--#/0#/8/8#/

    /"42!%

    -3&?3-+.2

    K%# % 0 '+ ' 1 ! %

    '#2%#+#%

    -3&?30"6:22.2

    -3&?303& (

    !!':

    =!

    =#

    -3&?303' "6.6

    !!':

    =#!

    =%#

  • 8/6/2019 VLSI Design Projects

    47/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 47 of 53

    -3&?3166:22.2

    -3&?313& (

    2## 8!/!

    -3&?313' "6.6

    ( % % ' 1% %#)>#*#/*#/

  • 8/6/2019 VLSI Design Projects

    48/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 48 of 53

    -3&& (>86"6#6@#6;(-3&&3& !6#22"6:

    Flow chart

    -3&&3' #2276

    1% % #/ #

    /)>!#

    ##!%!!!!/!#

    $!/&!#/%!%!

    -3&&3) 76#22"6:

    0 A6 # ! #/ 0%= 88=0

    #/3-- #/ 0 #/ 8/ 8 #/ / "

    4 0 % % #/

    -3&&3- +.2

    5 / % # #/% %%2#/%!/##

    -3&&30 "6:22.2

    #/!#!#/%

    -3&&303& .66"6.6@6

    !!':

    5!%34 #/!# B ."

    -8

    2%%!#/%

  • 8/6/2019 VLSI Design Projects

    49/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 49 of 53

    -3&&3166:22.2

    -3&&313& .66"6.6@6

    #/%-8#

  • 8/6/2019 VLSI Design Projects

    50/53

  • 8/6/2019 VLSI Design Projects

    51/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 51 of 53

    ##

  • 8/6/2019 VLSI Design Projects

    52/53

    Meeting Time-to-market Challenges

    TATA Consultancy Services Internal Paper Page 52 of 53

    0 2

    2 # # % !! % #! /% %

    # ! # # % !

    !

    2%

    !%: % # % ' 2 %

    ! # !/ 1

    !%

    !/ # #/3! #/ 4 # # ! 1!

    /

  • 8/6/2019 VLSI Design Projects

    53/53

    Meeting Time-to-market Challenges

    1 2

    &' " "# & ' ( )* -