8-1 chapter 8- buses and peripherals computer architecture and
TRANSCRIPT
![Page 1: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/1.jpg)
8-1 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Computer Architecture andOrganization
Miles Murdocca and Vincent Heuring
Chapter 8 – Buses andPeripherals
![Page 2: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/2.jpg)
8-2 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Chapter Contents8.1 Parallel Bus Architectures8.2 Bridge-Based Bus Architectures8.3 Internal Communication Methodologies8.4 Case Study: Communication on the Intel Pentium Architecture8.5 Serial Bus Architectures8.6 Mass Storage8.7 RAID – Redundant Arrays of Inexpensive Disks8.8 Input Devices8.9 Output Devices8.10 Case Study: Graphics Processing Unit8.11 Case Study: How a Virus Infects a Machine
![Page 3: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/3.jpg)
8-3 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Simple Bus Architecture• A simplified motherboard of a personal computer (top view):
![Page 4: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/4.jpg)
8-4 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Simplified Illustration of a Bus
![Page 5: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/5.jpg)
8-5 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
100 MHz Bus Clock
![Page 6: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/6.jpg)
8-6 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
The Synchronous Bus• Timing diagram for a synchronous memory read (adapted from
[Tanenbaum, 1999]).
![Page 7: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/7.jpg)
8-7 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
The Asynchronous Bus• Timing diagram for asynchronous memory read (adapted from
[Tanenbaum, 1999]).
![Page 8: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/8.jpg)
8-8 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Bus Arbitration
(a) Simple centralizedbus arbitration; (b)centralized arbitrationwith priority levels; (c)fully centralized busarbitration; (d)decentralized busarbitration. (Source:adapted from[Tanenbaum, 1999].)
![Page 9: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/9.jpg)
8-9 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
BridgeBased
Bus Arch-itecture
Bridging with dualPentium processors.
Source:http://www.intel.com.
![Page 10: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/10.jpg)
8-10 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Programmed I/OFlowchart for aDisk Transfer
![Page 11: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/11.jpg)
8-11 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
InterruptDriven I/O
Flowchart fora Disk
Transfer
![Page 12: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/12.jpg)
8-12 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
DMA Transfer from Disk to MemoryBypasses the CPU
![Page 13: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/13.jpg)
8-13 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
DMA Flowchart for a Disk Transfer
![Page 14: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/14.jpg)
8-14 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Intel Memory and I/O Address Spaces
![Page 15: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/15.jpg)
8-15 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Standard Intel Pentium Read andWrite Bus Cycles
![Page 16: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/16.jpg)
8-16 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Intel Pentium Burst Read Bus Cycle
![Page 17: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/17.jpg)
8-17 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
IntelPentium
Hold-HoldAcknow-
ledge BusCycle
![Page 18: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/18.jpg)
8-18 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
RS-232• The RS-232 standard commonly uses 9-pin and 25-pin connectors, but
uses others as well (see the figure).
• RS-232 is used for slow-bit-rate devices such as mice, keyboards, andnon-graphics terminals.
![Page 19: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/19.jpg)
8-19 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
USB and FirewireUniversal Serial Bus (USB) and IEEE 1394 (Firewire) are groups ofstandards for interconnecting peripheral devices. USB 2.0 supports datatransfer rates up to 480 Mbps, with as many as 127 devices connected toa single host controller through special hub devices in a tree-like manner.
Firewire is similar to USB but has traditionally been faster, up to 800 Mbps.A key advantage of Firewire is isochronous data transfer, in which acontinuous, guaranteed data transfer is supported at a predetermined rate.This makes Firewire attractive for digital video and digital audio.
(left) USB hub; (middle) USB cable; (right) Firewire cable.
![Page 20: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/20.jpg)
8-20 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
A Magnetic Disk with Three Platters
![Page 21: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/21.jpg)
8-21 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Manchester Encoding• (a) Straight amplitude (NRZ) encoding of ASCII ‘F’; (b) Manchester
encoding of ASCII ‘F’.
![Page 22: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/22.jpg)
8-22 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Organization of a Disk Platter with a1:2 Interleave Factor
![Page 23: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/23.jpg)
8-23 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
MasterControlBlock
![Page 24: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/24.jpg)
8-24 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Magnetic Tape• A portion of a magnetic tape.
![Page 25: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/25.jpg)
8-25 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Digital Audio Tape (DAT)• Digital audio tape (DAT) formatting supports high densities, on the
order of 72 GB for a small 73 mm × 54 mm profile. The read / writehead is placed at an angle to the tape as shown in the figure, allowingdata to be criss-crossed over the same area, using opposite polaritieswhich maintains separation of the bits.
![Page 26: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/26.jpg)
8-26 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Spiral Format for Compact Disk• Unlike a magnetic disk in which all of the sectors on concentric tracks
are lined up like a sliced pie (where the disk rotation uses constantangular velocity), a CD is arranged in a spiral format (using constantlinear velocity). The speed of rotation is adjusted so that the diskmoves more slowly when the head is at the edge than when it is at thecenter.
![Page 27: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/27.jpg)
8-27 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Redundant Arrays of InexpensiveDisks (RAID)
• RAID level 0 – striped disk array without fault tolerance.
• RAID level 1 – mirroring and duplexing.
![Page 28: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/28.jpg)
8-28 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
RAID (Continued)• RAID level 2 – bit-level striping with Hamming Code ECC.
• RAID level 3 – parallel transfer with parity.
![Page 29: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/29.jpg)
8-29 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
RAID (Continued)• RAID level 4 – independent data disks with shared parity disk.
• RAID level 5 – independent data disks with distributed parity blocks.
![Page 30: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/30.jpg)
8-30 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
RAID (Continued)• RAID level 6 – independent data disks with two independent
distributed parity schemes.
• RAID level 7 – asynchronous cached striping with dedicated parity.
![Page 31: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/31.jpg)
8-31 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
RAID (Continued)• RAID level 10 – very high reliability combined with high performance.
• RAID level 53 – high I/O rates and data transfer performance.
![Page 32: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/32.jpg)
8-32 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
ECMA-23 Keyboard Layout• Keyboard layout for the ECMA-23 Standard (2nd ed.). Shift keys are
frequently placed in the B row.
![Page 33: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/33.jpg)
8-33 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
The Dvorak Keyboard Layout
![Page 34: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/34.jpg)
8-34 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Tablet with Puck
![Page 35: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/35.jpg)
8-35 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Mouse and TrackballA mechanical mouse (left), a three-button trackball (center), and an
optical mouse (right).
![Page 36: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/36.jpg)
8-36 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Touch Sensitive Pen-based Display• Pen-based personal digital assistants (PDAs) use a passive matrix in
which the pen can be anything that induces pressure on the screen.• Two transparent
conducting layers areplaced on the screen,separated by spacer dots.When the user appliespressure to the top layer,as with a stylus or simply afinger, the top and bottomlayers make contact. Theinduced voltage at theedges varies according tothe position of the stylus.
![Page 37: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/37.jpg)
8-37 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Joystick• A joystick with a selection button and a rotatable rod:
![Page 38: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/38.jpg)
8-38 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Laser Printer• Schematic of a laser printer (adapted from [Tanenbaum, 1999]).
![Page 39: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/39.jpg)
8-39 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Cathode Ray Tube• A CRT with a single electron gun:
![Page 40: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/40.jpg)
8-40 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Display Controller• Display controller
for a 1024×768color monitor(adapted from[Hamacher et al.,1990]).
![Page 41: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/41.jpg)
8-41 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Active Matrix Color Liquid CrystalDisplay
![Page 42: 8-1 Chapter 8- Buses and Peripherals Computer Architecture and](https://reader035.vdocument.in/reader035/viewer/2022071601/613d3808736caf36b75aba5c/html5/thumbnails/42.jpg)
8-42 Chapter 8 - Buses and Peripherals
Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring
Matrix Parhelia-512 GPU