asic physical design cmos processes
TRANSCRIPT
![Page 1: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/1.jpg)
ASIC Physical DesignCMOS Processes
Smith Text: Chapters 2 & 3Weste – “CMOS VLSI Design”
Global Foundries: “BiCMOS_8HP8XP_Training.pdf”“BiCMOS_8HP_Design_Manual.pdf”
![Page 2: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/2.jpg)
Physical design process overview
CMOS transistor structure and fabrication steps Standard cell layouts Creation, verification & characterization of a standard-cell
based logic circuit block Creation of a chip from circuit blocks
ELEC 5250/6250/62562
![Page 3: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/3.jpg)
ASIC layout
ELEC 5250/6250/62563
![Page 4: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/4.jpg)
ASIC Design Flow
BehavioralDesign
Gate-LevelNetlist
Transistor-LevelNetlist
PhysicalLayout
DFT/BIST& ATPG
VerifyFunction
VerifyFunction
Verify Function& Timing
Verify Timing
DRC & LVSVerification
Mask DataELEC 5250/6250/62564
![Page 5: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/5.jpg)
ASIC Design Flow
ELEC 5250/6250/62565
![Page 6: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/6.jpg)
IC “Floorplan”
ELEC 5250/6250/62566
![Page 7: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/7.jpg)
Source: Weste “CMOS VLSI Design”
CMOS standardcell layout(generic)
ELEC 5250/6250/62567
![Page 8: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/8.jpg)
BiCMOS8HP NAND2_A Cell (LEF file)Yellow – “Pins” Orange = Poly Blue = Metal1
Cadence Encounter “Cell Viewer” ToolELEC 5250/6250/62568
![Page 9: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/9.jpg)
BiCMOS8HP DFFS_B Cell (LEF file)Yellow – “Pins” Orange = Poly Blue = Metal1
Cadence Encounter “Cell Viewer” ToolELEC 5250/6250/62569
![Page 10: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/10.jpg)
Standard Cell-Based Block
ELEC 5250/6250/625610
![Page 11: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/11.jpg)
Global Foundries BiCMOS8HP process cross-section
“Passivation”
ELEC 5250/6250/625611
![Page 12: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/12.jpg)
BiCMOS8HP process cross-section
Aluminum
Copper
PC = Polysilicon
Via
Via
Via
Via
CA = Contact to diffusion/poly
External Connections
ELEC 5250/6250/625612
![Page 13: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/13.jpg)
BiCMOS8HP metallization options: AM
(RF wiring)Analog Metal
ELEC 5250/6250/625613
![Page 14: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/14.jpg)
GND orVSS
+
VDS
LW
VGS
bulksource drain
Tox
Ex
electrons
++
VDS
bulk
drain
gate
sourceVGS
+
mobile channel charge
depletionregion
p-type
n-type n-type
gate
fixed depletion charge
Basic N-channel MOS transistor
ELEC 5250/6250/625614
![Page 15: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/15.jpg)
CMOS Inverter Cross-Section
Source: Weste “CMOS VLSI Design”ELEC 5250/6250/625615
![Page 16: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/16.jpg)
Inverter cross-section with well and substrate contacts
Source: Weste “CMOS VLSI Design”ELEC 5250/6250/625616
![Page 17: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/17.jpg)
1
2 4
3
6
As+
5
7 8 9 10 11 12
1 hour
grow crystal saw
resistsp infurnace
mask
etchresistoxide
wafer
grow oxide
IC fabrication process
4. Grow oxide SiO25. Apply photoresist6. UV light exposes resist7. Remove exposed resist
8. Etch exposed oxide9-10. Implant ions in exposed substrate11. Strip resist12. Etch oxide
ELEC 5250/6250/625617
![Page 18: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/18.jpg)
CMOSProcesssteps
P-substrate
SiO2 layer
Photoresist
Expose and etch
Etch SiO2
Remove photoresist
Implant n-well
Remove SiO2
Source: Weste “CMOS VLSI Design”ELEC 5250/6250/625618
![Page 19: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/19.jpg)
Deposit poly
Etch
Deposit SiO2
Etch
Diffusion
Remove SiO2
Source: Weste “CMOS VLSI Design”
CMOSProcesssteps
ELEC 5250/6250/625619
![Page 20: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/20.jpg)
Invertermask set N-well
Poly
N+ diffusion
P+ diffusion
Contacts
Metal
Source: Weste “CMOS VLSI Design”
Generated byIC layout tools
“Layout” is a setof patterns foreach layer.
ELEC 5250/6250/625620
![Page 21: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/21.jpg)
Invertermask set
ELEC 5250/6250/625621
![Page 22: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/22.jpg)
Source: Smith, Figure 2.7
Standard Cell Mask Set (Submitted to foundry)
ELEC 5250/6250/625622
![Page 23: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/23.jpg)
MOSIS fabrication processes(www.mosis.org)
TSMC Fabrication Processes28, 40, 65, 90, 130, 180 and 350 nanometer processes. Tiny2 program is also available on 65 and 180nm processes.
GlobalFoundries Fabrication Processes14 nm, 28 nm, 40 nm, 55 nm, 0.13 µm,0.18 µm, 9HP (90 nm), 8HP (0.13 µm), 8XP (0.13 µm), 7WL (0.18 µm), 7RF SOI (0.18 µm) 7SW (0.18 µm) 9WG (90 nm), 9WG (90 nm), and TinyChip processes.
ON Semiconductor Fabrication Processes0.7 µm high voltage CMOS, 0.5 µm CMOS, and 0.35 µm high voltage CMOS.
ams AG Fabrication Processes180 and 350 nanometer processes - CMOS and high voltage CMOS and SiGe-BiCMOS.
AIM Fabrication ProcessesAIM Photonics Fabrication
ELEC 5250/6250/625623
![Page 24: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/24.jpg)
Source: Weste “CMOS VLSI Design”
(Older) MOSIS fab processes(http://www.mosis.org)
Mentor GraphicsASIC Design Kit
Scalable CMOS
AMI bought by ON Semiconductor: http://www.onsemi.com/TSMC (Taiwan Semiconductor): http://www.tsmc.com
=ON=ON
ELEC 5250/6250/625624
![Page 25: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/25.jpg)
nwell
pwell
nwell
pwell
ndiffpdiff
pdiffndiff
ndiffpdiff
pdiffnwell
poly
nwell
pwell
p-se lectn-se lect
ndiffpoly
poly
nwell
poly
metal2
m1
polycontact
pdiff
polyactivecontact
m3
via2m3
glass
m2
m1
n-select
pdiff
p-se lect
ndiff
pdiff
1. well 2. active 3. poly
4. select5. polycontact
6. activecontact
7. metal1
9. metal2 15. metal3 10. overglass (microns)
pwell
nwell
hot
poly
ndiff
m1 m2
via1
8. via1
m2
m3via2
via1
m2
14. via2
m2
via1
m1
21
4
3
5
6
7 8
15 10149
m3
0 (1.4) 9 (1 .2)
10 (1.1)
0 or 6 (1 .3)
3 (2 .1)
3(2.2)
5 (2 .3)0 or 4(2.5)
0 or 4(2.5)
3 (2 .4)3
(2.2)
3 (2 .1) 5 (2 .3) 3 (2 .4)
2 (3 .2)
2 (3 .1)
2 (3 .3)
1 (3 .5)
3 (3 .4)
1.5(5.2a)
2 2 (5.1a)
2 (5 .3a)
1.5 (6.2a)
2 2(6.1a)
2 (6 .4a)
1.5(6.2a)
3 (8 .2)2 2 (8.1)2 (8 .5)
2 (8 .5)2 (8 .4)
1 (8 .3)
2 (6 .3a)1 (4 .3)
2 (4 .2)
3 (7 .1)1 (7 .3)
3(7.2a)
1 (7 .4)
3 (4 .1)
2(7.2b)
3(14.2)
2 (14.4)
1(14.3)
2 2 (14.1)3 (9 .1)
4(9.2a)
1(9.3)
3(9.2b)
6(15.1)
4 (15.2)
2 (15.3)
6 (10.3) 30 (10.4)
15(10.5)
100 100 (10.1)
Scalable CMOS process design rules
Source: Smith, Figure 2.11ELEC 5250/6250/625625
![Page 26: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/26.jpg)
MOSISDesignRules
Smith text:Tables 2.7-2.9
ELEC 5250/6250/625626
![Page 27: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/27.jpg)
MOSISDesignRules
Smith text:Tables 2.7-2.9
ELEC 5250/6250/625627
![Page 28: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/28.jpg)
MOSISDesignRules
ELEC 5250/6250/625628
Smith text:Tables 2.7-2.9
![Page 29: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/29.jpg)
MOSIS Design Rules
ELEC 5250/6250/625629
Smith text:Tables 2.7-2.9
![Page 30: ASIC Physical Design CMOS Processes](https://reader030.vdocument.in/reader030/viewer/2022012710/61a9ceb1fe2e1018017a13f9/html5/thumbnails/30.jpg)
MOSIS Design Rules
ELEC 5250/6250/625630
Smith text:Tables 2.7-2.9