ch10 instruction sets
TRANSCRIPT
![Page 1: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/1.jpg)
CH10 Instruction Sets: Characteristics and Functions
Software and Hardware interface• Machine Instruction Characteristics• Types of Operands• Pentium II and PowerPC Data Types• Types of Operations• Pentium II and PowerPC Operation Types• Assembly Language
CH09
TECH Computer Science
![Page 2: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/2.jpg)
What is an instruction set?• The complete collection of instructions that are
understood by a CPU• Machine Code• Binary• Usually represented by assembly codes
![Page 3: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/3.jpg)
Elements of an Instruction• Operation code (Op code)
Do this• Source Operand reference
To this• Destination (Result) Operand reference
Put the answer here• Next Instruction Reference
When you have done that, do this...
![Page 4: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/4.jpg)
Instruction Representation• In machine code each instruction has a unique bit
pattern• For human consumption (well, programmers anyway)
a symbolic representation is used e.g. ADD, SUB, LOAD
• Operands can also be represented in this wayADD A, B
![Page 5: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/5.jpg)
Instruction Types• Data processing• Data storage (main memory)• Data movement (I/O)• Program flow control
![Page 6: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/6.jpg)
Number of Addresses (a)• 3 addresses
Operand 1, Operand 2, Resulta = b + c;
• May be a forth - next instruction (usually implicit)Not commonNeeds very long words to hold everything
![Page 7: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/7.jpg)
Number of Addresses (b)• 2 addresses
One address doubles as operand and resulta = a + bReduces length of instruction
![Page 8: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/8.jpg)
Number of Addresses (c)• 1 address
Implicit second addressUsually a register (accumulator)Common on early machines
![Page 9: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/9.jpg)
Number of Addresses (d)• 0 (zero) addresses
All addresses implicitUses a stack e.g. push a push b add pop c
c = a + b
![Page 10: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/10.jpg)
How Many Addresses• More addresses
More complex (powerful?) instructionsMore registers
Inter-register operations are quickerFewer instructions per program
• Fewer addressesLess complex (powerful?) instructionsMore instructions per programFaster fetch/execution of instructions
![Page 11: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/11.jpg)
Design Decisions (1)• Operation repertoire
How many ops?What can they do?How complex are they?
• Data types• Instruction formats
Length of op code fieldNumber of addresses
![Page 12: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/12.jpg)
Design Decisions (2)• Registers
Number of CPU registers availableWhich operations can be performed on which registers?
• Addressing modes (later…)
• RISC v CISC
![Page 13: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/13.jpg)
Types of Operand• Addresses• Numbers
Integer/floating point• Characters
ASCII etc.• Logical Data
Bits or flags• (Aside: Is there any difference between numbers and characters? Ask a C
programmer!)
![Page 14: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/14.jpg)
Pentium Processors• Pentium: superscaler techniques allowing multiple
instructions to execute in parallel• Pentium Pro: branch prediction, speculative execution• Pentium II: MMX technology to process video, audio,
and graphics• Pentium III: additional floating-point instruction to
support 3D graphics software.
![Page 15: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/15.jpg)
Pentium Data Types• 8 bit Byte• 16 bit word• 32 bit double word• 64 bit quad word• Addressing is by 8 bit unit• A 32 bit double word is read at addresses divisible by
4
![Page 16: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/16.jpg)
Specific Data Types• General - arbitrary binary contents• Integer - single binary value• Ordinal - unsigned integer• Unpacked BCD - One digit per byte• Packed BCD - 2 BCD digits per byte• Near Pointer - 32 bit offset within segment• Bit field• Byte String• Floating Point
![Page 17: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/17.jpg)
Pentium Data Types
![Page 18: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/18.jpg)
Types of Operation• Data Transfer• Arithmetic• Logical• Conversion• I/O• System Control• Transfer of Control
![Page 19: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/19.jpg)
Data Transfer• Specify
SourceDestinationAmount of data
• May be different instructions for different movements e.g. IBM 370
• Or one instruction and different addresses e.g. VAX
![Page 20: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/20.jpg)
Arithmetic• Add, Subtract, Multiply, Divide• Signed Integer• Floating point ?• May include
Increment (a++)Decrement (a--)Negate (-a)
![Page 21: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/21.jpg)
Logical• Bitwise operations• AND, OR, NOT
![Page 22: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/22.jpg)
Conversion• E.g. Binary to Decimal
![Page 23: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/23.jpg)
Input/Output• May be specific instructions• May be done using data movement instructions
(memory mapped)• May be done by a separate controller (DMA)
![Page 24: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/24.jpg)
Systems Control• Privileged instructions• CPU needs to be in specific state
Ring 0 on 80386+Kernel mode
• For operating systems use
![Page 25: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/25.jpg)
Transfer of Control //• Branch
e.g. branch to x if result is zero• Skip
e.g. increment and skip if zero ISZ Register1Branch xxxxADD A
• Subroutine call c.f. interrupt call
![Page 26: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/26.jpg)
Common Instruction Set 1
![Page 27: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/27.jpg)
Common Instruction Set 2
![Page 28: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/28.jpg)
Common Instruction Set 3
![Page 29: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/29.jpg)
Common Instruction Set 4
![Page 30: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/30.jpg)
Byte Order• What order do we read numbers that occupy more
than one byte• e.g. (numbers in hex to make it easy to read)• 12345678 can be stored in 4x8bit locations as follows
![Page 31: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/31.jpg)
Byte Order (example)• Address Value (1) Value(2)• 184 12 78• 185 34 56• 186 56 34• 186 78 12
• i.e. read top down or bottom up?
![Page 32: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/32.jpg)
Byte Order Names• The problem is called Endian• The system on the left has the least significant byte in
the lowest address• This is called big-endian• The system on the right has the least significant byte
in the highest address• This is called little-endian
![Page 33: CH10 Instruction Sets](https://reader030.vdocument.in/reader030/viewer/2022021503/5879dba71a28ab284f8b4927/html5/thumbnails/33.jpg)
Standard…What Standard?• Pentium (80x86), VAX are little-endian• IBM 370, Moterola 680x0 (Mac), and most RISC are
big-endian• PowerPC supports both!• Internet is big-endian
Makes writing Internet programs on PC more awkward!
WinSock provides htoi and itoh (Host to Internet & Internet to Host) functions to do the convertion