chapter virtuoso layout editor - university of utah

32
Chapter 5 Virtuoso Layout Editor

Upload: others

Post on 27-Dec-2021

8 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: Chapter Virtuoso Layout Editor - University of Utah

Chapter 5Virtuoso Layout Editor

Page 2: Chapter Virtuoso Layout Editor - University of Utah

68 CHAPTER 5: Virtuoso Layout Editor

Figure 5.1: Inverter schematic

Figure 5.2: Inverter symbol

Page 3: Chapter Virtuoso Layout Editor - University of Utah

69

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.3: Dialog for creating a Layout View of the inverter cell

Figure 5.4: Initial nactive rectangle

Page 4: Chapter Virtuoso Layout Editor - University of Utah

70 CHAPTER 5: Virtuoso Layout Editor

Figure 5.5: nactive rectangle with measurement rulers

Page 5: Chapter Virtuoso Layout Editor - University of Utah

71

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.6: Create contact dialog box

Page 6: Chapter Virtuoso Layout Editor - University of Utah

72 CHAPTER 5: Virtuoso Layout Editor

Figure 5.7: nactive showing source and drain connections

Figure 5.8: Nmos transistor 3µ wide and 0.6µ long

Page 7: Chapter Virtuoso Layout Editor - University of Utah

73

Figure 5.9: A pmos transistor 6µ wide and 0.6µ long

Page 8: Chapter Virtuoso Layout Editor - University of Utah

74 CHAPTER 5: Virtuoso Layout Editor

Figure 5.10: A pmos transistor inside of an NWELL region

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.11: Extra features dialog box in move mode

Page 9: Chapter Virtuoso Layout Editor - University of Utah

75

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.12: Dialog box for the path command

Page 10: Chapter Virtuoso Layout Editor - University of Utah

76 CHAPTER 5: Virtuoso Layout Editor

Figure 5.13: Inverter layout with input and output connections made

Page 11: Chapter Virtuoso Layout Editor - University of Utah

77

Figure 5.14: Inverter layout with power supply connections

Page 12: Chapter Virtuoso Layout Editor - University of Utah

78 CHAPTER 5: Virtuoso Layout Editor

Figure 5.15: Inverter layout with well and substrate connections

Page 13: Chapter Virtuoso Layout Editor - University of Utah

79

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.16: Shape pin dialog box

Page 14: Chapter Virtuoso Layout Editor - University of Utah

80 CHAPTER 5: Virtuoso Layout Editor

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.17: Final inverter layout

Page 15: Chapter Virtuoso Layout Editor - University of Utah

81

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.18: Layout with four inverter instances

Page 16: Chapter Virtuoso Layout Editor - University of Utah

82 CHAPTER 5: Virtuoso Layout Editor

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.19: Layout with four inverter instances expanded to see all levels of layout

Page 17: Chapter Virtuoso Layout Editor - University of Utah

83

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.20: Submit Plot dialog box

Page 18: Chapter Virtuoso Layout Editor - University of Utah

84 CHAPTER 5: Virtuoso Layout Editor

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.21: Plot Options dialog box

Figure 5.22: Nmos transistor layout (with DRC errors)

Page 19: Chapter Virtuoso Layout Editor - University of Utah

85

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.23: DIVA DRC control window

Page 20: Chapter Virtuoso Layout Editor - University of Utah

86 CHAPTER 5: Virtuoso Layout Editor

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.24: Results from the DRC in the CIW window

Figure 5.25: Nmos transistor layout (with DRC errors flagged)

Page 21: Chapter Virtuoso Layout Editor - University of Utah

87

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.26: Explanation of DRC violation

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.27: Finding all DRC violations

Page 22: Chapter Virtuoso Layout Editor - University of Utah

88 CHAPTER 5: Virtuoso Layout Editor

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.28: DIVA extraction control window

Page 23: Chapter Virtuoso Layout Editor - University of Utah

89

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.29: DIVA extraction special switches

Page 24: Chapter Virtuoso Layout Editor - University of Utah

90 CHAPTER 5: Virtuoso Layout Editor

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.30: DIVA extraction result in the CIW

Page 25: Chapter Virtuoso Layout Editor - University of Utah

91

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.31: Extracted view of the inverter

Page 26: Chapter Virtuoso Layout Editor - University of Utah

92 CHAPTER 5: Virtuoso Layout Editor

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.32: DIVA LVS control window

Page 27: Chapter Virtuoso Layout Editor - University of Utah

93

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.33: DIVA LVS Control Form

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.34: NCSU form to modify LVS rules

Page 28: Chapter Virtuoso Layout Editor - University of Utah

94 CHAPTER 5: Virtuoso Layout Editor

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.35: DIVA LVS completion indication

Page 29: Chapter Virtuoso Layout Editor - University of Utah

95

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.36: DIVA LVS output

Page 30: Chapter Virtuoso Layout Editor - University of Utah

96 CHAPTER 5: Virtuoso Layout Editor

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.37: DIVA LVS output (scrolled)

Page 31: Chapter Virtuoso Layout Editor - University of Utah

97

(Copyright c©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 5.38: DIVA LVS Run Information window

Page 32: Chapter Virtuoso Layout Editor - University of Utah

98 CHAPTER 5: Virtuoso Layout Editor