cmos wafer preparation before bonding...de taping cmp / cleanroom (100) adc si substrate (> 700...
TRANSCRIPT
![Page 1: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/1.jpg)
Forum Be Flexible 2012, Munich, Nov 21st
CMOS WAFER PREPARATION
BEFORE BONDING
![Page 2: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/2.jpg)
Contents
• Rockwood wafer services
• Context – Customer’s outsourcing
– Rockwood thinning flow
• Learning curve – Yield loss
– Breakages
– Ruling polishing pad lifespan
• Cases study – Investigating process issues
– Microvoids
– Tape waviness transfer
2
![Page 3: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/3.jpg)
ROCKWOOD WAFER
SERVICES
3
![Page 4: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/4.jpg)
Rockwood Wafer Services
4
![Page 5: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/5.jpg)
Rockwood Wafer Services
• Part of Rockwood Specialties Inc - A 4B$ US Listed Company
5
![Page 6: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/6.jpg)
Rockwood Wafer Services
• Part of Rockwood Specialties Inc - A 4B$ US Listed Company
• Located near Aix en Provence in France.
6
![Page 7: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/7.jpg)
Rockwood Wafer Services
• Part of Rockwood Specialties Inc - A 4B$ US Listed Company
• Located near Aix en Provence in France.
• Diversified business in 2008 – from only reclaim activities
– to include Wafer Processing Services
– which is now making a significant contribution to our business.
7
![Page 8: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/8.jpg)
Rockwood Wafer Services
• Part of Rockwood Specialties Inc - A 4B$ US Listed Company
• Located near Aix en Provence in France.
• Diversified business in 2008 – from only reclaim activities
– to include Wafer Processing Services
– which is now making a significant contribution to our business.
• Offering the following typical services – Thinning
• Pre Packaging Grinding
• SOI thinning.
• Wafer carriers
• Bonded wafers
• Taiko Grinding.
– Dicing (including DBG process)
– Wafer re-sizing.
– Wafer Edge trimming.
– Polishing and cleaning • DSP
• Bonding Surface preparation
– And soon Wafer Bonding.
8
![Page 9: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/9.jpg)
CONTEXT
9
![Page 10: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/10.jpg)
Context
![Page 11: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/11.jpg)
Context
• Customer’s outsourcing – Rockwood processes his customer ‘s CMOS wafers
– Further used to build sensor
![Page 12: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/12.jpg)
Context
• Customer’s outsourcing – Rockwood processes his customer ‘s CMOS wafers
– Further used to build sensor
Sensitive
Wafer
Prime Si
Wafer
![Page 13: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/13.jpg)
Context
• Customer’s outsourcing – Rockwood processes his customer ‘s CMOS wafers
– Further used to build sensor
Sensitive
Wafer
Prime Si
Wafer
![Page 14: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/14.jpg)
Context
• Customer’s outsourcing – Rockwood processes his customer ‘s CMOS wafers
– Further used to build sensor
Sensitive
Wafer
Prime Si
Wafer
Cu
sto
me
r’s
fab
(+
su
bco
ntr
ac
tors
)
![Page 15: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/15.jpg)
Context
• Customer’s outsourcing – Rockwood processes his customer ‘s CMOS wafers
– Further used to build sensor
Sensitive
Wafer
Prime Si
Wafer
Cu
sto
me
r’s
fab
(+
su
bco
ntr
ac
tors
)
Processing of individual sensitive
wafers
![Page 16: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/16.jpg)
Context
• Customer’s outsourcing – Rockwood processes his customer ‘s CMOS wafers
– Further used to build sensor
Sensitive
Wafer
Prime Si
Wafer
Cu
sto
me
r’s
fab
(+
su
bco
ntr
ac
tors
)
Processing of individual CMOS wafers
![Page 17: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/17.jpg)
Context
• Customer’s outsourcing – Rockwood processes his customer ‘s CMOS wafers
– Further used to build sensor
Sensitive
Wafer
Prime Si
Wafer
grinding,
polishing
cleaning
Cu
sto
me
r’s
fab
(+
su
bco
ntr
ac
tors
)
![Page 18: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/18.jpg)
Context
• Customer’s outsourcing – Rockwood processes his customer ‘s CMOS wafers
– Further used to build sensor
Sensitive
Wafer
Prime Si
Wafer
grinding,
polishing
cleaning
Cu
sto
me
r’s
fab
(+
su
bco
ntr
ac
tors
)
![Page 19: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/19.jpg)
Context
• Customer’s outsourcing – Rockwood processes his customer ‘s CMOS wafers
– Further used to build sensor
Sensitive
Wafer
Prime Si
Wafer
grinding,
polishing
cleaning
Cu
sto
me
r’s
fab
(+
su
bco
ntr
ac
tors
)
DIRECT BONDING
![Page 20: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/20.jpg)
Context
• Customer’s outsourcing – Rockwood processes his customer ‘s CMOS wafers
– Further used to build sensor
Sensitive
Wafer
Prime Si
Wafer
grinding,
polishing
cleaning
Cu
sto
me
r’s
fab
(+
su
bco
ntr
ac
tors
)
![Page 21: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/21.jpg)
Context
• Customer’s outsourcing – Rockwood processes his customer ‘s CMOS wafers
– Further used to build sensor
Sensitive
Wafer
Prime Si
Wafer
grinding,
polishing
cleaning
Cu
sto
me
r’s
fab
(+
su
bco
ntr
ac
tors
)
CMOS wafer
Photodiode
wafer
CMOS wafer
Signal sensitive
wafer
![Page 22: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/22.jpg)
Context
• Rockwood Thinning flow
![Page 23: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/23.jpg)
Context
• Rockwood Thinning flow INSPECTION – Thickness meas.
Final clean room ADC Si substrate (> 700 µm)
![Page 24: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/24.jpg)
Context
• Rockwood Thinning flow INSPECTION – Thickness meas.
Final clean room
TAPING
Cleanroom 100
ADC Si substrate (> 700 µm)
ADC Si substrate (> 700 µm) To protect CMOS side & make the
handling safer
![Page 25: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/25.jpg)
Context
• Rockwood Thinning flow INSPECTION – Thickness meas.
Final clean room
TAPING
Cleanroom 100
GRINDING ( 200 - 400 µm)
Cleanroom 10000
2 steps: rough + fine wheel
ADC Si substrate (> 700 µm)
ADC Si substrate (> 700 µm) To protect CMOS side & make the
handling safer
ADC Si substrate
The wafer is highly warped and the
surface damaged
![Page 26: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/26.jpg)
Context
• Rockwood Thinning flow INSPECTION – Thickness meas.
Final clean room
TAPING
Cleanroom 100
GRINDING ( 200 - 400 µm)
Cleanroom 10000
2 steps: rough + fine wheel
POLISHING ( 200 - 400 µm) + clean
2 steps: bulk + final polish
ADC Si substrate (> 700 µm)
ADC Si substrate (> 700 µm) To protect CMOS side & make the
handling safer
ADC Si substrate
The wafer is highly warped and the
surface damaged
ADC Si substrate
![Page 27: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/27.jpg)
Context
• Rockwood Thinning flow INSPECTION – Thickness meas.
Final clean room
TAPING
Cleanroom 100
GRINDING ( 200 - 400 µm)
Cleanroom 10000
2 steps: rough + fine wheel
POLISHING ( 200 - 400 µm) + clean
2 steps: bulk + final polish
DE TAPING
CMP / Cleanroom (100)
ADC Si substrate (> 700 µm)
ADC Si substrate (> 700 µm) To protect CMOS side & make the
handling safer
ADC Si substrate
The wafer is highly warped and the
surface damaged
ADC Si substrate
ADC Si substrate
![Page 28: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/28.jpg)
Context
• Rockwood Thinning flow INSPECTION – Thickness meas.
Final clean room
TAPING
Cleanroom 100
GRINDING ( 200 - 400 µm)
Cleanroom 10000
2 steps: rough + fine wheel
POLISHING ( 200 - 400 µm) + clean
2 steps: bulk + final polish
DE TAPING
CMP / Cleanroom (100)
FINAL CLEAN & INSPECTION
Final clean room (1 – 10)
ADC Si substrate (> 700 µm)
ADC Si substrate (> 700 µm) To protect CMOS side & make the
handling safer
ADC Si substrate
The wafer is highly warped and the
surface damaged
ADC Si substrate
ADC Si substrate
ADC Si substrate
![Page 29: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/29.jpg)
Context
• Rockwood Thinning flow INSPECTION – Thickness meas.
Final clean room
TAPING
Cleanroom 100
GRINDING ( 200 - 400 µm)
Cleanroom 10000
2 steps: rough + fine wheel
POLISHING ( 200 - 400 µm) + clean
2 steps: bulk + final polish
DE TAPING
CMP / Cleanroom (100)
FINAL CLEAN & INSPECTION
Final clean room (1 – 10)
ADC Si substrate (> 700 µm)
ADC Si substrate (> 700 µm) To protect CMOS side & make the
handling safer
ADC Si substrate
The wafer is highly warped and the
surface damaged
ADC Si substrate
ADC Si substrate
ADC Si substrate
PACKING & SHIPPING
![Page 30: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/30.jpg)
Context
• Rockwood Thinning flow INSPECTION – Thickness meas.
Final clean room
TAPING
Cleanroom 100
GRINDING ( 200 - 400 µm)
Cleanroom 10000
2 steps: rough + fine wheel
POLISHING ( 200 - 400 µm) + clean
2 steps: bulk + final polish
DE TAPING
CMP / Cleanroom (100)
FINAL CLEAN & INSPECTION
Final clean room (1 – 10)
ADC Si substrate (> 700 µm)
ADC Si substrate (> 700 µm) To protect CMOS side & make the
handling safer
ADC Si substrate
The wafer is highly warped and the
surface damaged
ADC Si substrate
ADC Si substrate
ADC Si substrate
Next step: bonding on
customer’equipment PACKING & SHIPPING
![Page 31: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/31.jpg)
LEARNING CURVE
Product yield, breakage yield
31
![Page 32: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/32.jpg)
Learning
• Yield
![Page 33: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/33.jpg)
Learning
• Yield – Customer’s data
![Page 34: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/34.jpg)
Learning
• Yield – Customer’s data
– « Yield loss »= bad dies / total dies (per wafer, per batch)
![Page 35: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/35.jpg)
Learning
• Yield – Customer’s data
– « Yield loss »= bad dies / total dies (per wafer, per batch)
– Overlay of C-SAM , electrical measurements, defect measurements
![Page 36: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/36.jpg)
Learning
• Yield – Customer’s data
– « Yield loss »= bad dies / total dies (per wafer, per batch)
– Overlay of C-SAM , electrical measurements, defect measurements
0%
5%
10%
15%
20%
25%
30%
Dec 2010 - Feb 2011 Jan 2012 - Mar 2012
Quartile 1
Moyenne
Mediane
Min
Max
Quartile 3
Production ramp up phase 1 year later
Batch average Yield loss (range box)
![Page 37: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/37.jpg)
0%
10%
20%
30%
40%
50%
60%
70%
80%
90%
100%
0% 2% 4% 6% 8% 10% 12% 14% 16% 18% 20% 22% 24% 26% 28% 30%
Cu
mu
late
d %
in c
lass
Lot yield loss (%)
Dec 2010 - Feb 2011 Jan 2012 - Mar 2012
Learning
• Yield – Customer’s data
– « Yield loss »= bad dies / total dies (per wafer, per batch)
– Overlay of C-SAM , electrical measurements, defect measurements
Out of 3 production months during
ramp up phase
~ only 25% with yield loss < 10%
![Page 38: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/38.jpg)
0%
10%
20%
30%
40%
50%
60%
70%
80%
90%
100%
0% 2% 4% 6% 8% 10% 12% 14% 16% 18% 20% 22% 24% 26% 28% 30%
Cu
mu
late
d %
in c
lass
Lot yield loss (%)
Dec 2010 - Feb 2011 Jan 2012 - Mar 2012
Learning
• Yield – Customer’s data
– « Yield loss »= bad dies / total dies (per wafer, per batch)
– Overlay of C-SAM , electrical measurements, defect measurements
Out of 3 production months during
ramp up phase
~ only 25% with yield loss < 10%
Out of 3 production months 1 year later
~95%
![Page 39: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/39.jpg)
Learning curve
• Ruling pad lifespan
39
![Page 40: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/40.jpg)
Learning curve
• Ruling pad lifespan
40
INSPECTION – Thickness meas.
Final clean room
TAPING
Cleanroom 100
THINNING ( 200 - 400 µm)
Cleanroom 10000
2 steps: rough + fine wheel
POLISHING ( 200 -400 µm) + clean
2 steps: bulk + final polish
DE TAPING
CMP / Cleanroom (100)
FINAL CLEAN & INSPECTION
Final clean room (1 – 10)
![Page 41: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/41.jpg)
Learning curve
• Ruling pad lifespan
41
INSPECTION – Thickness meas.
Final clean room
TAPING
Cleanroom 100
THINNING ( 200 - 400 µm)
Cleanroom 10000
2 steps: rough + fine wheel
POLISHING ( 200 -400 µm) + clean
2 steps: bulk + final polish
DE TAPING
CMP / Cleanroom (100)
FINAL CLEAN & INSPECTION
Final clean room (1 – 10)
![Page 42: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/42.jpg)
Learning curve
• Ruling pad lifespan
42
INSPECTION – Thickness meas.
Final clean room
TAPING
Cleanroom 100
THINNING ( 200 - 400 µm)
Cleanroom 10000
2 steps: rough + fine wheel
POLISHING ( 200 -400 µm) + clean
2 steps: bulk + final polish
DE TAPING
CMP / Cleanroom (100)
FINAL CLEAN & INSPECTION
Final clean room (1 – 10)
Step 1: bulk polishing
Defect removal,
Roughness ~nm
Step 2: Final polishing
Roughness ~A
![Page 43: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/43.jpg)
Learning curve
• Ruling pad lifespan
43
INSPECTION – Thickness meas.
Final clean room
TAPING
Cleanroom 100
THINNING ( 200 - 400 µm)
Cleanroom 10000
2 steps: rough + fine wheel
POLISHING ( 200 -400 µm) + clean
2 steps: bulk + final polish
DE TAPING
CMP / Cleanroom (100)
FINAL CLEAN & INSPECTION
Final clean room (1 – 10)
![Page 44: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/44.jpg)
Learning curve
• Ruling pad lifespan
44
INSPECTION – Thickness meas.
Final clean room
TAPING
Cleanroom 100
THINNING ( 200 - 400 µm)
Cleanroom 10000
2 steps: rough + fine wheel
POLISHING ( 200 -400 µm) + clean
2 steps: bulk + final polish
DE TAPING
CMP / Cleanroom (100)
FINAL CLEAN & INSPECTION
Final clean room (1 – 10)
T0: process set up and frozen with
qualification lots (few)
![Page 45: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/45.jpg)
Learning curve
• Ruling pad lifespan
45
INSPECTION – Thickness meas.
Final clean room
TAPING
Cleanroom 100
THINNING ( 200 - 400 µm)
Cleanroom 10000
2 steps: rough + fine wheel
POLISHING ( 200 -400 µm) + clean
2 steps: bulk + final polish
DE TAPING
CMP / Cleanroom (100)
FINAL CLEAN & INSPECTION
Final clean room (1 – 10)
T0: process set up and frozen with
qualification lots (few)
Ramp up phase : what about lifespan of
consumables ?
![Page 46: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/46.jpg)
Learning curve
• Ruling pad lifespan
46
INSPECTION – Thickness meas.
Final clean room
TAPING
Cleanroom 100
THINNING ( 200 - 400 µm)
Cleanroom 10000
2 steps: rough + fine wheel
POLISHING ( 200 -400 µm) + clean
2 steps: bulk + final polish
DE TAPING
CMP / Cleanroom (100)
FINAL CLEAN & INSPECTION
Final clean room (1 – 10)
T0: process set up and frozen with
qualification lots (few)
Ramp up phase : what about lifespan of
consumables ?
Technical driver: polishing quality vs time
![Page 47: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/47.jpg)
Learning curve
![Page 48: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/48.jpg)
Learning curve
• Ruling pad lifespan
![Page 49: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/49.jpg)
Learning curve
• Ruling pad lifespan – Plot of lot yield loss versus consumables information
![Page 50: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/50.jpg)
Learning curve
• Ruling pad lifespan – Plot of lot yield loss versus consumables information
• Polishing insert lifespan
![Page 51: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/51.jpg)
Learning curve
• Ruling pad lifespan – Plot of lot yield loss versus consumables information
• Polishing insert lifespan
• Polishing pad preparation conditions
![Page 52: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/52.jpg)
Learning curve
• Ruling pad lifespan – Plot of lot yield loss versus consumables information
• Polishing insert lifespan
• Polishing pad preparation conditions
• Polishing pad lifespan (pad step#1 & pad step #2)
![Page 53: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/53.jpg)
Learning curve
• Ruling pad lifespan – Plot of lot yield loss versus consumables information
• Polishing insert lifespan
• Polishing pad preparation conditions
• Polishing pad lifespan (pad step#1 & pad step #2)
• Etc..
![Page 54: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/54.jpg)
-80%
-60%
-40%
-20%
0%
20%
40%
60%
80%
100%
-15 -10 -5 0 5 10 15 20
yie
ld l
oss
(a.
u.)
Pad lifetime (hrs from mid lifetime )
Learning curve
• Ruling pad lifespan – Plot of lot yield loss versus consumables information
• Polishing insert lifespan
• Polishing pad preparation conditions
• Polishing pad lifespan (pad step#1 & pad step #2)
• Etc..
– And the winner is…pad lifespan on polishing step #2
Average yield loss
Mid
life
tim
e
Number of processed hours vs std reclaim lifespan
![Page 55: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/55.jpg)
-80%
-60%
-40%
-20%
0%
20%
40%
60%
80%
100%
-15 -10 -5 0 5 10 15 20
yie
ld l
oss
(a.
u.)
Pad lifetime (hrs from mid lifetime )
Learning curve
• Ruling pad lifespan – Plot of lot yield loss versus consumables information
• Polishing insert lifespan
• Polishing pad preparation conditions
• Polishing pad lifespan (pad step#1 & pad step #2)
• Etc..
– And the winner is…pad lifespan on polishing step #2
High degradation rate vs std
reclaim polishing process
Average yield loss
Mid
life
tim
e
Number of processed hours vs std reclaim lifespan
![Page 56: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/56.jpg)
-80%
-60%
-40%
-20%
0%
20%
40%
60%
80%
100%
-15 -10 -5 0 5 10 15 20
yie
ld l
oss
(a.
u.)
Pad lifetime (hrs from mid lifetime )
Learning curve
• Ruling pad lifespan – Plot of lot yield loss versus consumables information
• Polishing insert lifespan
• Polishing pad preparation conditions
• Polishing pad lifespan (pad step#1 & pad step #2)
• Etc..
– And the winner is…pad lifespan on polishing step #2
High degradation rate vs std
reclaim polishing process
More likely due to higher wearing
rate as caused by sharp edge of
thin wafers
Average yield loss
Mid
life
tim
e
Number of processed hours vs std reclaim lifespan
![Page 57: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/57.jpg)
-80%
-60%
-40%
-20%
0%
20%
40%
60%
80%
100%
-15 -10 -5 0 5 10 15 20
yie
ld l
oss
(a.
u.)
Pad lifetime (hrs from mid lifetime )
Learning curve
• Ruling pad lifespan – Plot of lot yield loss versus consumables information
• Polishing insert lifespan
• Polishing pad preparation conditions
• Polishing pad lifespan (pad step#1 & pad step #2)
• Etc..
– And the winner is…pad lifespan on polishing step #2
Average yield loss
Mid
life
tim
e
Number of processed hours vs std reclaim lifespan
![Page 58: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/58.jpg)
-80%
-60%
-40%
-20%
0%
20%
40%
60%
80%
100%
-15 -10 -5 0 5 10 15 20
yie
ld l
oss
(a.
u.)
Pad lifetime (hrs from mid lifetime )
Learning curve
• Ruling pad lifespan – Plot of lot yield loss versus consumables information
• Polishing insert lifespan
• Polishing pad preparation conditions
• Polishing pad lifespan (pad step#1 & pad step #2)
• Etc..
– And the winner is…pad lifespan on polishing step #2
Average yield loss
Lim
it
Mid
life
tim
e
Number of processed hours vs std reclaim lifespan
![Page 59: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/59.jpg)
CASES STUDY
Experimental data
59
![Page 60: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/60.jpg)
INVESTIGATING PROCESS
ISSUES
Case study #1
60
![Page 61: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/61.jpg)
Case study #1: investigating process issues
• 1: wafer handling issue on
polishing tool
![Page 62: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/62.jpg)
Case study #1: investigating process issues
• 1: wafer handling issue on
polishing tool – Quality alert from the customer (< 4 % of the production)
C-SAM map of the wafer
edge after bonding
Wafer
C SAM
![Page 63: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/63.jpg)
Case study #1: investigating process issues
• 1: wafer handling issue on
polishing tool – Quality alert from the customer (< 4 % of the production)
– Investigations
C-SAM map of the wafer
edge after bonding
Wafer
C SAM
![Page 64: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/64.jpg)
Case study #1: investigating process issues
• 1: wafer handling issue on
polishing tool – Quality alert from the customer (< 4 % of the production)
– Investigations
• Sometimes at the end of the polishing cycle the wafer stay
“sticked” onto the polishing pad, which is impregnated with slurry
• local chemical etching by the basic slurry: the pad groove pattern
is “printed” on the wafer
C-SAM map of the wafer
edge after bonding
Wafer
28
WAFER
POLISHING PADPOLISHING PAD (impregnated with slurry)
Pad/ wafer contact (local etching)
No contact (no etching)28
WAFER
POLISHING PADPOLISHING PAD (impregnated with slurry)
Pad/ wafer contact (local etching)
No contact (no etching)
28
WAFER
POLISHING PADPOLISHING PAD (impregnated with slurry)
Pad/ wafer contact (local etching)
No contact (no etching)
C SAM
![Page 65: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/65.jpg)
Case study #1: investigating process issues
• 1: wafer handling issue on
polishing tool – Quality alert from the customer (< 4 % of the production)
– Investigations
• Sometimes at the end of the polishing cycle the wafer stay
“sticked” onto the polishing pad, which is impregnated with slurry
• local chemical etching by the basic slurry: the pad groove pattern
is “printed” on the wafer
C-SAM map of the wafer
edge after bonding
Wafer
Equivalent pattern
28
WAFER
POLISHING PADPOLISHING PAD (impregnated with slurry)
Pad/ wafer contact (local etching)
No contact (no etching)28
WAFER
POLISHING PADPOLISHING PAD (impregnated with slurry)
Pad/ wafer contact (local etching)
No contact (no etching)
28
WAFER
POLISHING PADPOLISHING PAD (impregnated with slurry)
Pad/ wafer contact (local etching)
No contact (no etching)
C SAM
![Page 66: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/66.jpg)
Case study #1: investigating process issues
• 1: wafer handling issue on
polishing tool – Quality alert from the customer (< 4 % of the production)
– Investigations
• Sometimes at the end of the polishing cycle the wafer stay
“sticked” onto the polishing pad, which is impregnated with slurry
• local chemical etching by the basic slurry: the pad groove pattern
is “printed” on the wafer
The problem has been fixed
Use of vacuum to hold the wafer
C-SAM map of the wafer
edge after bonding
Wafer
Equivalent pattern
28
WAFER
POLISHING PADPOLISHING PAD (impregnated with slurry)
Pad/ wafer contact (local etching)
No contact (no etching)28
WAFER
POLISHING PADPOLISHING PAD (impregnated with slurry)
Pad/ wafer contact (local etching)
No contact (no etching)
28
WAFER
POLISHING PADPOLISHING PAD (impregnated with slurry)
Pad/ wafer contact (local etching)
No contact (no etching)
C SAM
![Page 67: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/67.jpg)
MICROVOIDS
Case study #2
67
![Page 68: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/68.jpg)
Case study #2: microvoids
![Page 69: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/69.jpg)
Case study #2: microvoids
• Microvoids
![Page 70: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/70.jpg)
Case study #2: microvoids
• Microvoids – Defect located at the bonding interface
![Page 71: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/71.jpg)
Case study #2: microvoids
• Microvoids – Defect located at the bonding interface
– Small unbonded areas (<0,01 mm²)
![Page 72: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/72.jpg)
Case study #2: microvoids
• Microvoids – Defect located at the bonding interface
– Small unbonded areas (<0,01 mm²)
– Preferably located at the edge of the wafer
![Page 73: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/73.jpg)
Case study #2: microvoids
• Microvoids – Defect located at the bonding interface
– Small unbonded areas (<0,01 mm²)
– Preferably located at the edge of the wafer
– Major yield detractor: 1 microvoid 1 lost die
![Page 74: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/74.jpg)
Case study #2: microvoids
• Microvoids – Defect located at the bonding interface
– Small unbonded areas (<0,01 mm²)
– Preferably located at the edge of the wafer
– Major yield detractor: 1 microvoid 1 lost die
• Characterization
![Page 75: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/75.jpg)
Case study #2: microvoids
• Microvoids – Defect located at the bonding interface
– Small unbonded areas (<0,01 mm²)
– Preferably located at the edge of the wafer
– Major yield detractor: 1 microvoid 1 lost die
• Characterization – C-SAM & Mic
![Page 76: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/76.jpg)
Case study #3: microvoids
• Characterization – Profilometry
![Page 77: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/77.jpg)
Case study #3: microvoids
• Characterization – Profilometry
• Manufacturing of low adhesion bonded wafers
![Page 78: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/78.jpg)
Case study #3: microvoids
• Characterization – Profilometry
• Manufacturing of low adhesion bonded wafers
• Wafer mapping (microvoids localization)
![Page 79: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/79.jpg)
Case study #3: microvoids
• Characterization – Profilometry
• Manufacturing of low adhesion bonded wafers
• Wafer mapping (microvoids localization)
• Debonding of the pair of wafers
Top view Side view
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
Top view Side view
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
Sensitive wafer
![Page 80: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/80.jpg)
Case study #3: microvoids
• Characterization – Profilometry
• Manufacturing of low adhesion bonded wafers
• Wafer mapping (microvoids localization)
• Debonding of the pair of wafers
• Profile on the CMOS wafer
Top view Side view
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
Top view Side view
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
Sensitive wafer
![Page 81: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/81.jpg)
Case study #3: microvoids
• Characterization – Profilometry
• Manufacturing of low adhesion bonded wafers
• Wafer mapping (microvoids localization)
• Debonding of the pair of wafers
• Profile on the CMOS wafer
Crater like defect
Top view Side view
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
Top view Side view
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
Sensitive wafer
![Page 82: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/82.jpg)
Case study #3: microvoids
• Characterization – Profilometry
• Manufacturing of low adhesion bonded wafers
• Wafer mapping (microvoids localization)
• Debonding of the pair of wafers
• Profile on the CMOS wafer
Crater like defect
~ 100 µm wide,
Top view Side view
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
Top view Side view
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
Sensitive wafer
![Page 83: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/83.jpg)
Case study #3: microvoids
• Characterization – Profilometry
• Manufacturing of low adhesion bonded wafers
• Wafer mapping (microvoids localization)
• Debonding of the pair of wafers
• Profile on the CMOS wafer
Crater like defect
~ 100 µm wide,
~10nm depression /~6nm elevated ring
Top view Side view
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
Top view Side view
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
CMOS Wafer
SOI Wafer
Sensitive wafer
![Page 84: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/84.jpg)
Case study #2: microvoids
![Page 85: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/85.jpg)
• Microvoids counts vs process
deviations
Case study #2: microvoids
![Page 86: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/86.jpg)
• Microvoids counts vs process
deviations – Microvoids count = number of microvoids / wafer, batch
Case study #2: microvoids
![Page 87: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/87.jpg)
• Microvoids counts vs process
deviations – Microvoids count = number of microvoids / wafer, batch
• DOE on PRIME wafers (still ongoing)
Case study #2: microvoids
![Page 88: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/88.jpg)
• Microvoids counts vs process
deviations – Microvoids count = number of microvoids / wafer, batch
• DOE on PRIME wafers (still ongoing)
CM
OS
PR
OC
ES
S
Case study #2: microvoids
![Page 89: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/89.jpg)
• Microvoids counts vs process
deviations – Microvoids count = number of microvoids / wafer, batch
• DOE on PRIME wafers (still ongoing)
– Influence of the silicon raw material
CM
OS
PR
OC
ES
S
Case study #2: microvoids
![Page 90: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/90.jpg)
• Microvoids counts vs process
deviations – Microvoids count = number of microvoids / wafer, batch
• DOE on PRIME wafers (still ongoing)
– Influence of the silicon raw material
• Depth variation
CM
OS
PR
OC
ES
S
Case study #2: microvoids
Location of the final thin wafer into the original PRIME
wafers
Original PRIME wafer
Thin wafer
![Page 91: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/91.jpg)
• Microvoids counts vs process
deviations – Microvoids count = number of microvoids / wafer, batch
• DOE on PRIME wafers (still ongoing)
– Influence of the silicon raw material
• Depth variation
• Type of silicon (CZ, FZ)
CM
OS
PR
OC
ES
S
Case study #2: microvoids
![Page 92: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/92.jpg)
• Microvoids counts vs process
deviations – Microvoids count = number of microvoids / wafer, batch
• DOE on PRIME wafers (still ongoing)
– Influence of the silicon raw material
• Depth variation
• Type of silicon (CZ, FZ)
– Thermal treatment (w, w/o)
CM
OS
PR
OC
ES
S
Case study #2: microvoids
![Page 93: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/93.jpg)
• Microvoids counts vs process
deviations – Microvoids count = number of microvoids / wafer, batch
• DOE on PRIME wafers (still ongoing)
– Influence of the silicon raw material
• Depth variation
• Type of silicon (CZ, FZ)
– Thermal treatment (w, w/o)
CM
OS
PR
OC
ES
S
Case study #2: microvoids
No clear trend:
uneven occurrence
of microvoids
![Page 94: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/94.jpg)
• Microvoids counts vs process
deviations – Microvoids count = number of microvoids / wafer, batch
• DOE on PRIME wafers (still ongoing)
– Influence of the silicon raw material
• Depth variation
• Type of silicon (CZ, FZ)
– Thermal treatment (w, w/o)
CM
OS
PR
OC
ES
S
CM
OS
Th
inn
ing
Case study #2: microvoids
No clear trend:
uneven occurrence
of microvoids
![Page 95: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/95.jpg)
• Microvoids counts vs process
deviations – Microvoids count = number of microvoids / wafer, batch
• DOE on PRIME wafers (still ongoing)
– Influence of the silicon raw material
• Depth variation
• Type of silicon (CZ, FZ)
– Thermal treatment (w, w/o)
– Grinding amount
CM
OS
PR
OC
ES
S
CM
OS
Th
inn
ing
Case study #2: microvoids
No clear trend:
uneven occurrence
of microvoids
![Page 96: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/96.jpg)
• Microvoids counts vs process
deviations – Microvoids count = number of microvoids / wafer, batch
• DOE on PRIME wafers (still ongoing)
– Influence of the silicon raw material
• Depth variation
• Type of silicon (CZ, FZ)
– Thermal treatment (w, w/o)
– Grinding amount
– Increased polishing removals
CM
OS
PR
OC
ES
S
CM
OS
Th
inn
ing
Case study #2: microvoids
No clear trend:
uneven occurrence
of microvoids
![Page 97: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/97.jpg)
• Microvoids counts vs process
deviations – Microvoids count = number of microvoids / wafer, batch
• DOE on PRIME wafers (still ongoing)
– Influence of the silicon raw material
• Depth variation
• Type of silicon (CZ, FZ)
– Thermal treatment (w, w/o)
– Grinding amount
– Increased polishing removals
– Clean (modified cleaning/drying sequence)
CM
OS
PR
OC
ES
S
CM
OS
Th
inn
ing
Case study #2: microvoids
No clear trend:
uneven occurrence
of microvoids
![Page 98: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/98.jpg)
• Microvoids counts vs process
deviations – Microvoids count = number of microvoids / wafer, batch
• DOE on PRIME wafers (still ongoing)
– Influence of the silicon raw material
• Depth variation
• Type of silicon (CZ, FZ)
– Thermal treatment (w, w/o)
– Grinding amount
– Increased polishing removals
– Clean (modified cleaning/drying sequence)
CM
OS
PR
OC
ES
S
CM
OS
Th
inn
ing
Case study #2: microvoids
No clear trend:
uneven occurrence
of microvoids
No clear trend:
uneven occurrence
of microvoids
![Page 99: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/99.jpg)
• Microvoids counts vs process
deviations – Microvoids count = number of microvoids / wafer, batch
• DOE on PRIME wafers (still ongoing)
– Influence of the silicon raw material
• Depth variation
• Type of silicon (CZ, FZ)
– Thermal treatment (w, w/o)
– Grinding amount
– Increased polishing removals
– Clean (modified cleaning/drying sequence)
– Type of tape
CM
OS
PR
OC
ES
S
CM
OS
Th
inn
ing
Case study #2: microvoids
No clear trend:
uneven occurrence
of microvoids
No clear trend:
uneven occurrence
of microvoids
![Page 100: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/100.jpg)
TAPE WAVINESS TRANSFER
Case study #3
100
![Page 101: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/101.jpg)
Case study #3: tape waviness transfer
101
• Final visual inspection on thin wafers
![Page 102: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/102.jpg)
Case study #3: tape waviness transfer
102
• Final visual inspection on thin wafers
Thin wafer (thinned
side)
![Page 103: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/103.jpg)
Case study #3: tape waviness transfer
103
• Final visual inspection on thin wafers
Thin wafer (thinned
side)
![Page 104: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/104.jpg)
Case study #3: tape waviness transfer
104
• Final visual inspection on thin wafers – Wafer warpage: lamp not straight but curved
Thin wafer (thinned
side)
![Page 105: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/105.jpg)
Case study #3: tape waviness transfer
105
• Final visual inspection on thin wafers – Wafer warpage: lamp not straight but curved
– Reflection is not mirror-like.
• small “waves” topography on the polished surface
• mostly random pattern
• with main direction
Thin wafer (thinned
side)
![Page 106: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/106.jpg)
Case study #3: tape waviness transfer
106
• Final visual inspection on thin wafers – Wafer warpage: lamp not straight but curved
– Reflection is not mirror-like.
• small “waves” topography on the polished surface
• mostly random pattern
• with main direction
Thin wafer (thinned
side)
![Page 107: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/107.jpg)
Case study #3: tape waviness transfer
107
• Final visual inspection on thin wafers – Wafer warpage: lamp not straight but curved
– Reflection is not mirror-like.
• small “waves” topography on the polished surface
• mostly random pattern
• with main direction
nm
mm
H
W
H= ~ 500 - 800 nm
W = 10 – 15 mm
W/H = 12 000 30 000
Profile
Thin wafer (thinned
side)
![Page 108: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/108.jpg)
Case study #3: tape waviness transfer
• Investigation
![Page 109: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/109.jpg)
Case study #3: tape waviness transfer
• Investigation – Finally focused on 1 step : tape deposition
Wafer
motion
Tape frame
![Page 110: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/110.jpg)
Case study #3: tape waviness transfer
• Investigation – Finally focused on 1 step : tape deposition
• wafer is moved under a roller
Wafer
motion
Tape frame
![Page 111: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/111.jpg)
Case study #3: tape waviness transfer
• Investigation – Finally focused on 1 step : tape deposition
• wafer is moved under a roller
• Ensuring uniform pressure
Wafer
motion
Tape frame
![Page 112: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/112.jpg)
Case study #3: tape waviness transfer
• Investigation – Finally focused on 1 step : tape deposition
• wafer is moved under a roller
• Ensuring uniform pressure
– Demonstration • Virgin silicon wafers, 3 taping conditions
• Std thinning, inspection
![Page 113: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/113.jpg)
Case study #3: tape waviness transfer
• Investigation – Finally focused on 1 step : tape deposition
• wafer is moved under a roller
• Ensuring uniform pressure
– Demonstration • Virgin silicon wafers, 3 taping conditions
• Std thinning, inspection
Pressure roller
Wafer
motion
notch
Pattern direction
Hologenix – YIS 150
(light deflectivity)
![Page 114: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/114.jpg)
Case study #3: tape waviness transfer
• Investigation – Finally focused on 1 step : tape deposition
• wafer is moved under a roller
• Ensuring uniform pressure
– Demonstration • Virgin silicon wafers, 3 taping conditions
• Std thinning, inspection
Pressure roller
Wafer
motion
notch
Pattern direction
Pressure roller
Wafer
motion
notch
Pattern direction
Hologenix – YIS 150
(light deflectivity)
![Page 115: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/115.jpg)
Case study #3: tape waviness transfer
• Investigation – Finally focused on 1 step : tape deposition
• wafer is moved under a roller
• Ensuring uniform pressure
– Demonstration • Virgin silicon wafers, 3 taping conditions
• Std thinning, inspection
Pressure roller
Wafer
motion
notch
Pattern direction
Pressure roller
Wafer
motion
notch
Pattern direction
Hologenix – YIS 150
(light deflectivity)
No tape
![Page 116: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/116.jpg)
Case study #3: tape waviness transfer
• Investigation – Finally focused on 1 step : tape deposition
• wafer is moved under a roller
• Ensuring uniform pressure
– Demonstration • Virgin silicon wafers, 3 taping conditions
• Std thinning, inspection
Pressure roller
Wafer
motion
notch
Pattern direction
Pressure roller
Wafer
motion
notch
Pattern direction
Hologenix – YIS 150
(light deflectivity)
No tape
Wave pattern is confirmed (shape and
orientation) tape dependent
![Page 117: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/117.jpg)
Case study #3: tape waviness transfer
• Any impact on microvoids ?
![Page 118: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/118.jpg)
Case study #3: tape waviness transfer
• Any impact on microvoids ?
BONDING with tape
![Page 119: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/119.jpg)
Case study #3: tape waviness transfer
• Any impact on microvoids ?
BONDING with tape
Top wafer
Bottom wafer
![Page 120: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/120.jpg)
Case study #3: tape waviness transfer
• Any impact on microvoids ?
BONDING with tape
Top wafer
Bottom wafer
Bonding w/o tape
![Page 121: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/121.jpg)
Case study #3: tape waviness transfer
• Any impact on microvoids ?
BONDING with tape
Top wafer
Bottom wafer
Bonding w/o tape
Top wafer
Bottom wafer
![Page 122: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/122.jpg)
TO CONCLUDE
122
![Page 123: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/123.jpg)
To conclude
• Successfull cooperation with CMOS fab
• Enabling – Production of sensor with consistent yield though a complex supply chain
– New technology for our customer
• Building of depth of experience for
Rockwood
• Thin wafer (200 µm – 450 µm)
processing : tradeoff – w/o temporary carrier fewer thermal and cleaning limitations
– w/o sacrificial carrier cheaper
– But breakage occurrences
123
![Page 124: CMOS WAFER PREPARATION BEFORE BONDING...DE TAPING CMP / Cleanroom (100) ADC Si substrate (> 700 µm) ADC Si substrate (> 700 µm) To protect CMOS side & make the handling safer ADC](https://reader030.vdocument.in/reader030/viewer/2022040210/5e51782927bd84596f5b2e31/html5/thumbnails/124.jpg)
THANK YOU
124