coolrunner™-ii advanced features - ii. quick start training advanced coolrunner-ii techniques-ii...
TRANSCRIPT
CoolRunner™-II Advanced
Features - II
Quick Start Training
Advanced CoolRunner-II Techniques-II
• On the Fly Reconfiguration (OTF)– Understanding OTF– OTF Applications
• DataGATE– Understanding DataGATE– DataGATE Applications
Quick Start Training
On the Fly Reconfiguration (OTF)
• OTF exploits the RealDigital cell architecture• Initial pattern is loaded into a configuration shifter• The pattern first transfers into nonvolatile memory• The pattern is then read from NV to SRAM for
actual cell operation• Leaves ability to reload the NV memory as we
say, “On the Fly”
Quick Start Training
CoolRunner-II High Level Architecture
Quick Start Training
Behind the Scenes
ConfigurationMemory
Quick Start Training
Reconfiguration Process
Nonvolatile Cell
Volatile Cell
Quick Start Training
Reconfiguration Process
Blank Blank
Initial Condition
Quick Start Training
Reconfiguration Process
Pattern 1 Blank
Nonvolatile Programmed with Pattern 1
Quick Start Training
Reconfiguration Process
Pattern 1 Pattern 1
Both programmed with Pattern 1
Quick Start Training
Reconfiguration Process
Pattern 2 Pattern 1
Pattern 1 in VolatilePattern 2 in Nonvolatile
Quick Start Training
Reconfiguration Process
Pattern 2 Pattern 2
Pattern 2 in Both
Quick Start Training
WebPACK ISE5.2i Supports
• iMPACT utility that permits OTF updates • User loads first pattern, then “inits” the part• Second pattern load occurs while first one runs• Init can be issued at any time the user wishes• After 50-100 microseconds, new pattern is running• Its that easy!
Quick Start Training
iMPACT Menu
Quick Start Training
Selecting the OTF
Quick Start Training
OTF Applications
• Uploading FPGA and changing function• Building small tables in Function Blocks• Changing PicoBlaze instructions• Changing keys on stream ciphers• Board level testing
Quick Start Training
Configure FPGA then Handle Interrupts
• At power up CPLD configures FPGA (SelectMap JEDEC)
• FPGA active,CPU configures CPLD w. Interrupt JEDEC
• CPLD active, CPU configures CPLD w. SelectMap JEDEC
• System can be power cycled as needed
FPGABitstream CR-II FPGA
CPU
InterruptJEDEC
SelectMapJEDEC
3
JTAG
Select Map
Quick Start Training
Small Tables
• CoolRunner-II CPLD has multiple Function Blocks
• Each Function Block has Programmable Logic Array (PLA)
• PLA can also create “miniEPROM” or a table
• Can reprogram OTF• Tables can hold constants,
perform arithmetic, etc.
FB
FB FB
FB
AIM
Quick Start Training
Reloading an Instruction Set
See PicoBlaze demonstration to see this in action!
Quick Start Training
Re-Keying a Stream Cipher
• Encryption can be done with Linear Feedback Shift Registers (LFSR)
• Seed values and tap points can be changed OTF
• EX-OR Clear Bits to Encrypt• Changing “key” can be done
while the part operates• Fancy LFSRs exist for better
results (see Security presentation for detail)
DQ
LFSRClear Bits
Encrypted Bits
Quick Start Training
Board Testing
• Test patterns from CPLD drive/respond to other chips on board
• CPLD is updated via JTAG from off/on board CPU
• CPLD assumes different function when not testing board
PCB
Quick Start Training
DataGATE
• Initially defined as power saving feature– Block freely switching input signals– Can turn off clocks
• Other applications arrived– Hot plugging– Debugging– Security
Quick Start Training
DataGATE Assertion Rail
Quick Start Training
DataGATE Input Pin Details
Data Latch
to AIM
DataGATEAssertion Rail
InputPin
Configuration Bit
Quick Start Training
DataGATE Timing
Quick Start Training
Power Saving with External Pin Control
AIM
Signal drives lowto pass data
DataGATEAssertion Rail
External signaldrives high toenable data flow
Quick Start Training
Using Internal Timer
Signal drives lowto pass data
DataGATEAssertion Rail
External clockto internal timer
Timer
Quick Start Training
Using State Machine Controller
Signal drives lowto pass data
DataGATEAssertion RailExternal clock
Cont
rolle
rSignal A
Signal B
State Machine Inputs
Quick Start Training
Hot Plugging with DataGATE
PCB with Logic
Rack withCard Slots
Electronics on cardslots use CoolRunner-II with DataGate
DataGATESwitch & Light
Quick Start Training
Debugging with DataGATE
Signal drives lowto pass data
DataGATEAssertion RailExternal clock
Deb
ug T
rigge
rSignal A
Signal B
Debug Trigger Inputs
Quick Start Training
Security with DataGATE
Signal drives lowto pass data
DataGATEAssertion RailExternal clock
Pas
swor
d Ch
ecke
rPassword
PW Strobe
Security Inputs
Quick Start Training
Support
• Standard WebPACK ISE 5.2• CoolRunner-II Design Kit• More details for OTF in XAPP 388• More details for DataGate in XAPP 395• Additional advanced feature details in XAPP 378