dd aaatttaa h ssshheeeeeetttfile.yizimg.com/420856/2013041613555642.pdfcapable of advanced...

DDDAAATTTAAA SSSHHHEEEEEETTT

TRUEVIEW™ 5725

Multimedia processor for HD PTV and LCD TV

Tel: 86-756-3628728 Email: [email protected]

Version 3.2

April 2013

DS-5725-3.2

mailto:[email protected]

TTRRUUEEVVIIEEWWTTMM

55772255

http://www.tvia.com

Tel: 86-756-3628728 Email: [email protected] ii DS-5725-3.2

NNOOTTEE::

Tvia products are not designed for use in life support appliances, devices, or

systems where malfunction of a Tvia product can reasonably be expected to result in

personal injury. Distributors and/or customers using or selling such products for use

in life support equipment do so at their own risk and agree to fully indemnify Tvia of

such product liability or any damages, resulting from such use or sale.

RREEVVIISSIIOONN HHIISSTTOORRYY

Revision Description Corresponding Page(s)

1.0 2011 version

2.1 Add some details




55772255

http://www.tvia.com

Tel: 86-756-3628728 Email: [email protected] iii DS-5725-3.2

Table of Contents

INTRODUCTION ............................................................................................................................................................................... 1

FEATURES ........................................................................................................................................................................................ 2

PINOUT DIAGRAM .......................................................................................................................................................................... 3

PIN DIAGRAM FOR QFP160 ............................................................................................................................................................ 3

PIN DESCRIPTION........................................................................................................................................................................... 4

FUNCTIONAL DESCRIPTION ..................................................................................................................................................... 10

ADC ............................................................................................................................................................................................... 10 INPUT FORMATTER ......................................................................................................................................................................... 10 DE-INTERLACER ............................................................................................................................................................................. 10 FILM MODE ..................................................................................................................................................................................... 10 3D TIME – SPACE CONVERTER ..................................................................................................................................................... 10 VIDEO PROCESSING ...................................................................................................................................................................... 10 ANALOG AND DIGITAL OUTPUT ...................................................................................................................................................... 11 MEMORY CONTROLLER ................................................................................................................................................................. 11 PLL AND OSCILLATOR .................................................................................................................................................................... 11 HOST BUS INTERFACE ................................................................................................................................................................... 11 OSD ............................................................................................................................................................................................... 12 CLOCK RECOVERY CIRCUITS ........................................................................................................................................................ 12

APPLICATION NOTES .................................................................................................................................................................. 13

ADC PIN CONNECTION .................................................................................................................................................................. 13 CRYSTAL PIN.................................................................................................................................................................................. 14

VIDEO PORT USAGE .................................................................................................................................................................... 16

BOARD MEMORY CONNECTION: ............................................................................................................................................. 24

ELECTRICAL CHARACTERISTICS ........................................................................................................................................... 29

ABSOLUTE MAXIMUM RATINGS...................................................................................................................................................... 29 DC CHARACTERISTICS .................................................................................................................................................................. 30 AC CHARACTERISTICS .................................................................................................................................................................. 32 MEMORY INTERFACE AC CHARACTERISTICS................................................................................................................................ 34 DAC CHARACTERISTICS ................................................................................................................................................................ 38 ADC CHARACTERISTICS ................................................................................................................................................................ 39 PACKAGE DIMENSIONS .................................................................................................................................................................. 40

CONTACT INFORMATION ........................................................................................................................................................... 41


55772255

http://www.tvia.com

Tel: 86-756-3628728 Email: [email protected] iv DS-5725-3.2

Table of Figures

Figure 1: Block Diagram .................................................................................................................................................... 1 Figure 2: OSD Icons ........................................................................................................................................................ 12 Figure 3: Example ADC Signal Connection .................................................................................................................... 13 Figure 4: Crystal Connection Diagram ............................................................................................................................ 14 Figure 5: External Clock Drive Configuration .................................................................................................................. 14 Figure 6: Internal Driver Configuration ............................................................................................................................ 15 Figure 7: Digital 24-bit YUV/RGB Input with Analog Output Mode ................................................................................. 17 Figure 8: Digital 16-bit YUV 4:2:2 Input with Analog Output Mode ................................................................................. 18 Figure 9: Digital 8-bit 601/656 4:2:2 YUV Input with Analog Output Mode ..................................................................... 19 Figure 10: Analog YUV/RGB Input with Analog Output Mode ........................................................................................ 20 Figure 11: Digital 8-bit 601/656 4:2:2 YUV Input with 16bit Digital Output ..................................................................... 21 Figure 12: Analog RGB/YUV Input with 16bit Digital Output Mode................................................................................. 22 Figure 13: Analog RGB/YUV Input with 24bit Digital Output Mode................................................................................. 23 Figure 14: THREE 1MX16X2BANK MEMORY (1) .......................................................................................................... 24 Figure 15: THREE 1MX16X2BANK MEMORY (2) .......................................................................................................... 25 Figure 16: ONE 1MX16X4BANK MEMORY .................................................................................................................... 26 Figure 17: ONE 512KX32X4BANK MEMORY ................................................................................................................ 27 Figure 18: TWO 1MX16X4BANK MEMORY ................................................................................................................... 28 Figure 19: Video Input Port AC Timing ............................................................................................................................ 32 Figure 20: Video Output Port AC timing .......................................................................................................................... 33 Figure 21: Memory Interface AC Input timing .................................................................................................................. 34 Figure 22: Memory Interface AC output timing ................................................................................................................ 35 Figure 23: Definition of timing for F/S-mode devices on the I²C-bus .............................................................................. 36 Figure 24: Package Dimensions for QFP160 Package ................................................................................................... 40

Table of Tables

Table 1: Digital Video Input Pins ....................................................................................................................................... 4 Table 2: Digital Video Output Pins .................................................................................................................................... 4 Table 3: Analog Video input Pins ...................................................................................................................................... 5 Table 4: Analog Video Output Interface Pins .................................................................................................................... 6 Table 5: Clock Generation Pins ......................................................................................................................................... 6 Table 6: System Interface Pins.......................................................................................................................................... 6 Table 7: SDRAM Interface Pins......................................................................................................................................... 7 Table 8: Digital Power and Ground Pins ........................................................................................................................... 8 Table 9: Numerical Pin List ................................................................................................................................................ 9 Table 10: I²C Slave Addresses ........................................................................................................................................ 12 Table 11: Over sampling ratio ......................................................................................................................................... 12 Table 12: Absolute Maximum Ratings ............................................................................................................................. 29 Table 13: DC Characteristics ........................................................................................................................................... 30 Table 14: Video Input Port AC Timing ............................................................................................................................. 32 Table 15: Video Output Port AC timing ........................................................................................................................... 33 Table 16: Memory Interface AC Input timing ................................................................................................................... 34 Table 17: Memory Interface AC output timing ................................................................................................................. 35 Table 18: Characteristics of the SDA and SCL bus lines for F/S-mode I²C-bus devices ................................................ 37 Table 19: DAC Characteristics ........................................................................................................................................ 38 Table 20: ADC Characteristics ........................................................................................................................................ 39


55772255

http://www.tvia.com

Tel: 86-756-3628728 Email: [email protected] 1 DS-5725-3.2

INTRODUCTION

The TrueView5725 is a low pin count, low-cost advanced and highly integrated Digital and Analog Video Display Processor providing the key features needed to design HD-READY, Progressive scan or LCD Televisions TrueView5725 accepts interlaced or progressive video input and graphic input such as NTSC/PAL, 1080i/720p, and SXGA, etc. in both analog and digital channels. It provides a high quality display output. It is capable of advanced de-interlacing, video enhancement, advanced 3D noise reduction, Y/C cross talk suppression and frame rate conversion. It also provides superior video output quality. It integrates a complete triple 8-bit pipeline ADC with a clock-recovery and sync separation circuit to generate the sampling clock from HSYNC. In applications where the analog outputs are used the 24-bit digital pins can be inputs if the pins are not used for digital output.

With the high quality video DACs, the video stream is displayed through its de-interlaced RGB/YPbPr outputs. The I²C host interface enables OEMs to select from many different CPU’s in order to meet their system and technical requirements. OEMs can easily design a very low cost solution, while minimizing their software development time by leveraging on TrueView5725’s level of integration and software support. TrueView5725 provides 3D motion adaptive de-interlacing with diagonal edge detection. It performs high quality line doubling and high-accuracy non-linear motion estimation. It performs pixel based motion detection using two-field buffers. The Video De-interlacing Processor automatically detects noise level and can respond to different noise thresholds. It can also automatically detect input modes such as still images, 3:2 / 2:2 films and provide adaptive processing.

Figure 1: Block Diagram

Input

Formatter

m

u

x

ADC

Analog 1

8/16/24-bit

digital input *

Reset

Logic

External

Reset

Crystal

OSC

XTIN

XTOUT

External Memory Controller

De-

interlace

3D timing

space

conversion

Video

Enhancment

/Output

Formatter

Quad

DAC

R/V

B/UG/Y

SVM

16/24 bit

digital out *

Serial Host Interface

PLL

Clock-Recovery

Circuit

SYNC

processorVSYNC2

HSYNC2

HS

VS

SCL SDA SA

OSD

Mux

Analog 2

Analog 3 m

u

xHSOUT

HBOUT

VBOUT

VSOUT

INT

VSYNC1

HSYNC1

* digital input/outputs pins are shared. They can be inputs our

outputs but not simultaneously


55772255

http://www.tvia.com


FEATURES

Analog Input Formatter

Max three channel analog inputs

RGB/YCbCr/YPbPr input

Analog input range: 0.5V – 1.0V (p-p)

Programmable gain/offset controls

DC or AC coupling inputs

Internal sync separator to support SOG/SOY

SXGA (1280x1024@75Hz) at 135MHz

HDTV up to 1080p

Macrovision input detection

Triple 8-bit ADC

Maximum analog sampling rate up to 162MSPS

Clock-recovery Circuit

Programmable phase adjustment cells HSYNC frequency range is from 15KHz to 110KHz

Digital Input Formatter

24bit RGB/YUV input

8/16bit YUV input

8bit 656/601 input

NTSC/PAL input

480p, 576p input

VGA/SVGA/XVGA input

720p, 1080i, 1080p HD input

Support DVI interface

Output formatter

480p, 576p, 720p, 1080i, 1080p

Up to SXGA graphic output formats

100/120 interlace double scan

75Hz interlace single scan

50-75Hz scan rate conversion

15~80KHz horizontal frequency

16bit YPbPr digital output with syncs

24bit YPbPr/RGB digital output with syncs

De-interlace

HD 1080i support

SD NTSC/PAL

Direct Edge Correction De-interlace

Motion Detection

Edge Detection

Mode Detection

Noise Detection

3:2/2:2 pull-down detection

Memory Controller

2-8Mbyte memory support

16/32bit data access

Video enhancement

Black Level Expansion (BLE)

White Level Expansion (WLE)

Color Transition Improvement (DCTI)

Dynamic Range expansion

Brightness, Saturation, Contrast, HUE

Dynamic 2D Peaking

2D coring

3D noise reduction

Scan Velocity Modulation (SVM)

2D Nonlinear scaling

Primary Color Enhancement

Skin Tone Enhancement

Blue Stretch

OSD

Simple OSD generator to support component video inputs

Host Interface and I/O

Two-wire I²C interface

GPIO

Quadruple 10bit DAC

Package and Technology

160-pin QFP 28*28mm

0.18 micron, 3.3V / 1.8V technology

Note: All packages are lead-free and RoHS compliant.


55772255

http://www.tvia.com


PINOUT DIAGRAM

PIN DIAGRAM FOR QFP160

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

202122

23

24

25

26

27

28

29

30

31

32

33

34

3536

37

38

39

40 81

89

88

8786

8584

8382

90

101

10099

98

97

96

95

94

93

92

91

120

119

118

117

116

115

114

113

112

111

110

109

108

107

106

105

104

103

102

140

139

158

157

156

155

154

153

152

151

150

149

148

147

146

145

144

143

142

141

121

138

137

136

135

134

133

132

131

130

129

128

127

126

125

124

123

122

159

160

MD13MD2

MD14

MD3

PVSS

PVDD

MD12

MD9

MD6MD5MD11MD4

MD10

PVSS

PVDD

MD7

VSS

VDD

MBARAS#PVSSMCLK

PVDD

CAS#WE#

DQM0#MD8

PVSSPVDD

MA8

MA9FBCLKMCS1#MCS0#

MA5MA0MA6

PV

SS

XT

OU

T

XT

INP

VD

D

MA7

MA10

PA

VD

MA1

PA

VS

MA

4

PV

SS

PV

DD

MD

31

MD

16

DQ

M1

#M

A3

MA

2

MD

21

MD

27

MD

20

MD

28

MD

19

MD

29

MD

18

MD

30

MD

17

MD

26

PV

DD

PV

SS

VS

S

VD

D

CLKOUTPVDD

MD

24

MD

23

MD

25

MD

22

PVSS

AG

Pr

AG

YA

GP

bD

AV

DD

AV

SIR

EF

AS

VM

DV

SS

VSOUTHSOUT

TrueView 5725(QFP160)

VR7VR6VR5VR4

VB0VB1VB2VB3

VB4VB5

VB6VB7

PVDD

PVSS

VG3VG2VG1VG0

PVDDPVSS

VG7VG6VG5VG4

PCLKIN

VDDVSS

VR0

VR2

VR1

PVDD

PVSS

VR3

HBOUTVBOUT

PIN 1

IDENTIFIER

41

42

43

44

45

46

47

48

49

50

51

55

52

53

56

54

61

60

59

58

57

66

67

65

64

63

62

69

68

70

79

78

77

76

75

74

73

72

71

80

AV

D_P

LL

FIL

T

AV

S_P

LL

GP

IO

VS

IN2

HS

IN2

SC

LC

KS

CL

DA

RE

FB

P

SO

G0

MD

0

SC

LS

A

MD

15

MD

1

RS

TN

HA

LF

VS

IN1

HS

IN1

AV

D_R

AV

S_RR0

R1

R2

AV

D_

G

AV

S_G G1

G2

G0

AV

D_B

AV

S_B

B0

B1

B2

AV

S_R

AV

S_

G

AV

S_B

AV

S_B

AV

D_R

EF

AV

S_

RE

F

SO

G1


55772255

http://www.tvia.com


PIN DESCRIPTION

Table 1: Digital Video Input Pins

Pin Name QFP160 Pin # Type Pin Description

PCLKIN 40 IPD Digital input video clock

HSIN1 44 I Digital input video H-sync Shared with Analog input video H-sync1

VSIN1 45 I Digital input video V-sync Shared with Analog input video V-sync1

VG [7:0] 29~26, 23~20 IOPD

Video Green Input data.

G data for 24bit RGB mode.

Y data for 4:4:4 mode

YUV data for 8bit 4:2:2 YUV mode.

Y/G data for 24bit input Shared with digital video output data

VB [7:0] 19~18, 15~14, 11~8 IOPD

Video Blue Input data.

B data for 24bit RGB mode.

U data for 4:4:4 YUV mode.

UV data for 16bit 4:2:2 YUV mode.

U/B data for 24bit input.

Y data for 16bit input. Shared with digital video output data

VR [7:0] 39~36, 33~30 IOPD

Video Red Input data.

R data for 24bit RGB mode.

V data for 4:4:4 mode.

Y data for 16bit 4:2:2 mode.

V/R data for 24bit input

U/V data for 16bit input Shared with digital video output data

CLKOUT 4 IO Display enable input from DVI/HDMI decoder Shared with video clock output & GPIO bit 7

HSOUT 1 IO Input H-sync for digital input mode Shared with H-sync output

VSOUT 2 IO Input V-sync for digital input mode Shared with V-sync output

HALF 77 IOPD Half tone input Shared with GPIO bit 1

Table 2: Digital Video Output Pins


CLKOUT 4 IO Digital video display output clock Shared with display enable input & GPIO bit 7

HSOUT 1 IO Digital video display output H-sync Shared with H-sync input for digital input mode

VSOUT 2 IO Digital video display output V-sync Shared with V-sync output for digital input mode


55772255

http://www.tvia.com


VBOUT 7 IO Display enable output in LCD application

Shared with GPIO bit 6 and V-blank output

VG [7:0] 29~26, 23~20 IOPD Y/G data for 24bit digital output.

Shared with digital video input data

VB [7:0] 19~18, 15~14, 11~8 IOPD UV data for 16bit digital output.

R/V data for 24bit digital output. Shared with digital video input data

VR [7:0] 39~36, 33~30 IOPD Y data for 16bit digital output.

B/U data for 24bit digital output. Shared with digital video input data

Table 3: Analog Video input Pins


HSIN1 44 I Analog video input H-sync1 Shared with digital video input H-sync

VSIN1 45 I Analog video input V-sync1 Shared with digital video input V-sync

HSIN2 46 I Analog video input H-sync2

VSIN2 47 I Analog video input V-sync2

SOG0 61 AI Green input 0 for Sync-On-Green sync tip clamping

SOG1 64 AI Green input 1 for Sync-On-Green sync tip clamping

R0 55 AI Analog input for Red input channel 0

G0 62 AI Analog input for Green input channel 0

B0 69 AI Analog input for Blue input channel 0







REFBP 52 AI Internal reference bypass

AVD_R 54 AP Analog power (3.3V)

AVS_R 56, 58 AG Analog ground

AVD_G 60 AP Analog power (3.3V)

AVS_G 63, 66 AG Analog ground

AVD_B 68 AP Analog power (3.3V)

AVS_B 70, 72, 74 AG Analog ground

AVD_REF 51 AP Analog power (3.3V)

AVS_REF 53 AG Analog ground

AVD_PLL 48 AP Analog power (3.3V) for PLLAD

FILT 49 AI Connection for External Filters components for PLLAD

AVS_PLL 50 AG Analog ground for PLLAD


55772255

http://www.tvia.com


Table 4: Analog Video Output Interface Pins


HSOUT 1 IO Analog video display output H-sync Shared with H-sync input for digital input mode

VSOUT 2 IO Analog video display output V-sync Shared with V-sync output for digital input mode

HBOUT 6 IO Analog video display output H-Blank Shared with GPIO bit 5

VBOUT 7 IO

Analog video display output V-Blank

Shared with GPIO bit 6 and DE output for digital video output

AGPb 158 AO Analog Blue/Pb output

AGY 159 AO Analog Green/Y output

AGPr 160 AO Analog Red/Pr output

ASVM 154 AO Analog SVM output

IREF 155 AI Full-scale adjust resistor

DVSS 153 AG Big current GND

DAVS 156 AG Analog ground for DAC

DAVD 157 AP Analog power for DAC

Table 5: Clock Generation Pins


XTOUT 125 O External crystal output.

XTIN 124 I External crystal input.

PAVD 121 AP Analog power (3.3V) for PLL648

PAVS 122 AG Analog ground for PLL648

Table 6: System Interface Pins


SCLSA 43 IOPU Serial bus slave address selection, Shared with GPIO bit 2

SCLCK 41 I Serial bus clock

SCLDA 42 IO Serial bus data

RSTN 75 I External asynchronous reset, low active

GPIO 76 IOPD GPIO bit 0

Shared with Interrupt Output, low active


55772255

http://www.tvia.com


Table 7: SDRAM Interface Pins


MD31 132 IOPD

Memory Data Bus [31:0]

MD30 134 IOPD

MD29 138 IOPD

MD28 140 IOPD

MD27 144 IOPD

MD26 146 IOPD

MD25 150 IOPD

MD24 152 IOPD

MD23 151 IOPD

MD22 149 IOPD

MD21 145 IOPD

MD20 141 IOPD

MD19 139 IOPD

MD18 137 IOPD

MD17 133 IOPD

MD16 131 IOPD

MD15 79 IOPD

MD14 81 IOPD

MD13 85 IOPD

MD12 87 IOPD

MD11 89 IOPD

MD10 95 IOPD

MD9 94 IOPD

MD8 97 IOPD

MD7 96 IOPD

MD6 91 IOPD

MD5 90 IOPD

MD4 88 IOPD

MD3 86 IOPD

MD2 84 IOPD

MD1 80 IOPD

MD0 78 IOPD

DQM0# 98 O Memory data qualify signal 0

DQM1# 130 O Memory data qualify signal 1

MCLK 104 O SDRAM clock

WE# 99 O Write enable control for SDRAM

RAS# 106 O Row address strobe

CAS# 100 O Column address strobe

FBCLK 110 IOPD Feed back clock for SDRAM Chip Selection 2 for 6MByte external memory

MBA 107 IOPD SDRAM bank select Shared with GPIO bit 3


55772255

http://www.tvia.com



MCS1# 109 IOPD Memory chip Selection 1, And shared with GPIO bit 4.

MCS0# 108 IOPD Memory chip Selection 0

MA10 116 IOPD

Memory address bus [10:0]

MA9 111 IOPD

MA8 114 IOPD

MA7 115 IOPD

MA6 117 IOPD

MA5 119 IOPD

MA4 127 IOPD

MA3 129 IOPD

MA2 128 IOPD

MA1 120 IOPD

MA0 118 IOPD

Table 8: Digital Power and Ground Pins


VSS 17,101,143 DG Core Power GND

VDD 16,102,142 DP 1.8V Core Power

PVDD 3, 12, 24, 34, 82, 92,

103, 112, 123, 135, 147, DP 3.3V I/O Power

PVSS 5, 13, 25, 35, 83, 93,

105, 113, 126, 136, 148 DG I/O GND

Pin types include the following:

I Digital Input

IPD Digital Input with pull-down

O Digital Output

OPD Digital Output with pull-down

IO Digital Bi-directional (input/output)

IOPU Digital Bi-directional (input/output) with pull-up

IOPD Digital Bi-directional (input/output) with pull-down

AI Analog Input

AO Analog Output

DP Digital Power

DG Digital Ground

AP Analog Power

AG Analog Ground


55772255

http://www.tvia.com


Table 9: Numerical Pin List

Pin Name QFP160 Pin # Pin Name QFP160 Pin # Pin Name QFP160 Pin # Pin Name QFP160 Pin #

HSOUT 1 SCLCK 41 MD14 81 PAVD 121

VSOUT 2 SCLDA 42 PVDD 82

PAVS 122

PVDD 3

SCLSA 43 PVDD 123

PVDD HSIN1 44 PVSS 83

CLKOUT 4 VSIN1 45 MD2 84 XTIN 124

PVSS 5

HSIN2 46 MD13 85 XTOUT 125

PVSS VSIN2 47 MD3 86 PVSS 126

HBOUT 6 AVD_PLL 48

MD12 87 PVSS

VBOUT 7 AVD_PLL MD4 88 MA4 127

VB0 8 FILT 49 MD11 89 MA2 128

VB1 9 AVS_PLL 50 MD5 90 MA3 129

VB2 10 AVD_REF 51 MD6 91 DQM1 130

VB3 11 REFBP 52 PVDD 92 MD16 131

PVDD 12 AVS_REF 53 PVSS 93 MD31 132

PVSS 13 AVD_R 54

MD9 94 MD17 133

VB4 14 AVD_R MD10 95 MD30 134

VB5 15 R0 55 MD7 96 PVDD 135

VDD 16

AVS_R 56 MD8 97 PVSS 136

VDD R1 57 DQM0 98 MD18 137

VSS 17 AVS_R 58 WE# 99 MD29 138

VB6 18 R2 59 CAS# 100 MD19 139

VB7 19 AVD_G 60

VSS 101 MD28 140

VG0 20 AVD_G VDD 102

MD20 141

VG1 21 SOG0 61 VDD VDD 142

VG2 22 G0 62 PVDD 103

VDD

VG3 23 AVS_G 63 PVDD VSS 143

PVDD 24 SOG1 64 MCLK 104 VSS

PVSS 25 G1 65 PVSS 105

MD27 144

VG4 26 AVS_G 66 PVSS MD21 145

VG5 27 G2 67 RAS# 106 MD26 146

VG6 28 AVD_B 68

MBA 107 PVDD 147

VG7 29 AVD_B MCS0# 108 PVSS 148

VR0 30 B0 69 MCS1# 109 MD22 149

VR1 31 AVS_B 70 FBCLK 110 MD25 150

VR2 32 B1 71 MA9 111 MD23 151

VR3 33 AVS_B 72 PVDD 112 MD24 152

PVDD 34

B2 73 PVSS 113 DVSS 153

PVDD AVS_B 74 MA8 114 ASVM 154

PVSS 35 RSTN 75 MA7 115 IREF 155

VR4 36 GPIO 76 MA10 116 DAVS 156

VR5 37 HALF 77 MA6 117 DAVD 157

VR6 38 MD0 78 MA0 118 AGPb 158

VR7 39 MD15 79 MA5 119 AGY 159

PCLKIN 40 MD1 80 MA1 120 AGPr 160


55772255

http://www.tvia.com


FUNCTIONAL DESCRIPTION

The TrueView 5725 TV Display Processor consists of a number of functional blocks which are described below.

ADC

The ADC can accommodate input signals with inputs ranging from 0.5V to 1.0V full scale. The full-scale range is set in three 8-bit registers (Red Gain, Green Gain, and Blue Gain). The ADC offset control shifts the input source a DC level, there are three 7-bit registers (Red Offset, Green Offset, Blue Offset) available to independently control

each channel, The offset controls provide a 63 LSB adjustment range. If the input range is 1.0V, the

adjustable range is 0.25V. Every step is 4mV (0.25 / 63 = 0.004V). If the input range is 0.5V, the adjustable

range is 0.125V. Every step is 2mV (0.125 / 63 = 0.002V). The ADC has three input data channels, two SOG input channels and two separate H/V-sync input channels. It also generates an over-sampling clock from H-sync with a frequency range from lower than 10MHz up to 162Mhz.

INPUT FORMATTER

The Input Formatter accepts video data in several formats.

- 24-bit YCbCr or RGB - 4:4:4 or 4:2:2 - 8 bit ITU-R BT.656 - 8 or 16 or 24 bit ITU-R BT.601 - NTSC or PAL

- 24 bit VGA (800*525@60Hz), SVGA, XGA and SXGA

- 1080i, 720p, 1080p, HD The True View 5725 can automatically detect all supported monitor and TV modes including NTSC, PAL, VGA, SVGA, XGA, SXGA and HD modes and their supported refresh rate.

DE-INTERLACER

The TrueView5725 Motion Adaptive De-interlacer automatically determines the type of

incoming video content such as film, static interlaced or moving interlaced video. Different algorithms are applied for each content type. The de-interlacer produces a progressive scan video output. Noise which otherwise would be seen as motion can be removed during motion processing. It also uses an edge detection algorithm that enables the smoothing of jagged edges that could occur in the de-interlacing process. Several different detection angles can be programmed.

FILM MODE

The De-interlace Processor can detect video that has originated from film and detects 3:2 or 2:2 pull down. If film originated video is detected the two fields from the original frame are combined into one progressive frame.

Thirty frames per second interlaced video can be output as 60 or 72Hz progressive frames.

Twenty-five frames per second interlaced video can be output as 50 or 75Hz progressive frames, or 100Hz-interlaced fields.

The de-interlacer continuously monitors the incoming video to detect any changes to the pull-down sequence. If a change is detected the deinterlacer quickly adapts its de-interlacing algorithm to compensate.

3D TIME – SPACE CONVERTER

The 3D Time – Space converter is used to alter the size of the picture depending on the output resolution. It contains an Up-Down scaler and Rate converter.

VIDEO PROCESSING

The Video Enhancer is a high-quality programmable processor that brings out details and color in the video.

Output Formatter The Output formatter formats the output to give the required levels for RGB or YPbPr. It contains a 2X interpolator to increase sharpness that results from a smaller aperture.

mailto:800*525@60Hz


55772255

http://www.tvia.com


Transient Improvement

Digital Chroma Transient improvement (DCTI) improves video by replacing slower edges of the video with edges that have steeper rise and fall times. DCTI turns sloped or sinusoidal waveforms into rectangular or square waveforms with the same duty cycles and peak-to-peak amplitude. It improves the color transitions of vertical objects and reduces color smearing introduced by a video decoder.

Black & white Level Expansion

The black and white-level expander enhances the contrast of the picture. The luminance signal is modified with an adjustable, non-linear function. Dark areas of the picture are made blacker, while bright areas of the picture are made whiter.

2D Peaking Especially if the input signals are decoded composite signals and a notch filter has been used for luminance/color separation, it is necessary to improve the luminance/color frequency characteristics. The TrueView5725 2D peaking process uses edge enhancement to improve the Y and C sharpness in the vertical and horizontal directions. For Y, there is 2D peaking and for UV, there is only vertical peaking.

Skin tone correction

Skin tone correction is used to alter skin color to make it look more natural.

Non-linear saturation Non-linear saturation is used to enhance the saturation of some colors without affecting other colors. Both the Y and UV parameters of the range of colors to be enhanced are programmable.

Brightness and Contrast

Brightness and contrast can be programmed by adjusting the offset and gain of the video signal. Contrast is adjusted by multiplying the luminance by a constant. Brightness is adjusted by adding or subtracting a constant, from the luminance value.

Saturation

Saturation can be changed by changing the UV gain of the color signal

Hue

The Hue of the color can be changed by rotating the

UV vectors in either direction.

Background Noise Reduction

Background noise reduction is a process that uses a digital filtering algorithm on the digital image data to reduce the amount of random noise such as RF noise or comb filter artifacts in composite video sources etc. It is 3D motion adaptive and pixel based

Scan Velocity Modulation

The Scan Velocity Modulation (SVM) output is used to modulate the horizontal CRT scan timing. It has the effect of sharpening the transitions from dark to light and light to dark which results in a clearer sharper picture.

ANALOG AND DIGITAL OUTPUT

The Analog Display Port generates the analog RGB or YPbPr with triple Digital-to-Analog Converters (DACs). The DAC’s have 10-bit quality. The analog RGB or YPbPr output is generated in synchronization with H and V timing signals. The 16-bit YCbCr digital output is ITU-R BT.601 compatible with a 1 X clock. The output comes from the 3D time-space converter block and is in 4:2:2 format.

MEMORY CONTROLLER

The internal Memory Controller supports the addressing and control of up to 8MB of external SDRAM. The external SDRAM memory buffer is used to store video fields and motion data. The Memory Controller also supports frame rate up-conversion with different input and output refresh rates.

PLL AND OSCILLATOR

The TrueView 5725 integrates a PLL to generate the MCLK to the Memory interface and the VCLK to the display. Only an external crystal is required to be connected between the XTIN and XTOUT pins. On power-up, the PLL is initialized to provide a 108 MHz MCLK and a 27 MHz VCLK when a 27MHz reference is used. Alternatively, the MCLK and VCLK can be driven directly by external clocks.

HOST BUS INTERFACE

Access to the TrueView 5725 registers is provided by an I²C 2-wire serial bus interface. The Interface


55772255

http://www.tvia.com


supports standard and fast modes, up to 400kbits/S. Only slave mode is supported in the TrueView 5725 TV Display Processor.

The slave address is hardware selectable.

Table 10: I²C Slave Addresses

TrueView 5725 I²C slave addresses

Read Write

2F 2E

AF AE

OSD

The TrueView 5725 OSD engine is a simple eight icon, hardware graphic engine. It consists of eight 13x13 hard-wired OSD ROM locations containing the most common TV OSD symbols. Brightness, contrast, hue, sound, up/down adjustment, left/right adjustment, horizontal size adjustment, and vertical size adjustment.

Figure 2: OSD Icons

One of eight foreground and background colors can be selected and they can be zoomed in the horizontal or vertical direction up to eight times horizontally and four times vertically.

CLOCK RECOVERY CIRCUITS

The clock recovery circuit generates the ADC

sampling clock and its over-sampling clock up

to 162Mhz.The hsync signal can also be

recovered from the PLL even when the input

clock reference is a composite sync signal.

This is achieved by sending a COAST high

signal to the PLL to disable the PLL from

tracking the input reference and to maintain

the PLL output clock frequency if the input

reference is not a regular period hsync signal.

FS, KS and ICP registers are used to optimize

the PLL performance for each specific video

format. The CKOS register is used to control

the over-sampling ratio. The following table

gives the possible over-sampling cases. The

over sampling ratio is determined by the

relationship of the KS and CKOS register

values.

Table 11: Over sampling ratio

KS CKOS OSR

00 00 1

01 00 2

01 1

10

00 4

01 2

10 1


55772255

http://www.tvia.com


APPLICATION NOTES

ADC PIN CONNECTION

The analog RGB signals are connected to the TrueView5725 as shown below:

Figure 3: Example ADC Signal Connection


55772255

http://www.tvia.com


CRYSTAL PIN

1. EXTERNAL

XTIN and XTOUT are the input and output, respectively, of an inverting amplifier, which can be configured for use as an on-chip oscillator, as shown below. A 27 MHz crystal is preferred. In addition to an external crystal, the oscillator requires two external capacitors and an external feedback resistor.

XTOUT

XTIN

1M

15pF

15pF

27

MH

z TV5725

Figure 4: Crystal Connection Diagram

To drive the device from an external clock source, XTIN should be driven, while XTOUT floats, as shown below.

TV5725

XTOUT

XTIN

EXTERNAL

OSCILLATOR SIGNAL

N/C

Figure 5: External Clock Drive Configuration


55772255

http://www.tvia.com


2. INTERNAL

C[2:0] are register bits, for changing the clock driver drive capability. The default value is 0 as shown below. SMT_EN_O is the register bit to select between a TTL or Schmitt trigger input buffer.

IN

XTIN XTOUT

C[2:0]

SMT_EN_O

SMT 0

1

TTL

TV

57

25

Figure 6: Internal Driver Configuration


55772255

http://www.tvia.com


VIDEO PORT USAGE

The TrueView 5725 has both analog and digital video input ports.

For analog input port: Three ADC input channels 0, 1, 2

Two separate sync h/v or composite sync for ADC channels 0, 1, 2

Two SOG inputs for ADC input channels 0, 1 For analog output port:

One set of RGBS, H/V-sync, H/V-blank outputs

It can output sync-on-Y YPbPr or sync-on-green RGB signal For digital input port:

One digital 24-bit input port

8-bit 601/656 YUV, 16-bit YUV, 24-bit YUV/RGB input

De-in (display enable input) signal For digital output port:

Shared with 24-bit digital input port

16-bit YUV, 24-bit YUV/RGB.

De-out (display enable output) signal

H/V-sync and pixel clock

H/V Blank <-------------Note: H/V blank could be used for letter-box mode and pillar-box mode

The following pages show the port usage and corresponding register programming:


55772255

http://www.tvia.com


Figure 7: Digital 24-bit YUV/RGB Input with Analog Output Mode

Tru

eVie

w 5

725

Syst

em S

olu

tion

1:

Dig

ital

24-b

it Y

UV

/RG

B I

np

ut

wit

h A

nalo

g O

utp

ut

Mod

e

Note

: "X

" m

eans

eith

er "

0"

or

"1"

is O

K.

VB

[7:0

]:

Pin

[19,1

8,1

5,1

4,1

1,1

0,9

,8]

VR

[7:0

]:

Pin

[39,3

8,3

7,3

6,3

3,3

2,3

1,3

0]

PC

LK

IN:

Pin

40

HS

IN1

:

Pin

44

VS

IN1:

Pin

45

CL

KO

UT

:

Pin

4

AG

Pb

:

Pin

158

AG

Y:

Pin

159

AG

Pr:

Pin

160

HS

OU

T:

Pin

1

VS

OU

T:

Pin

2

HB

OU

T:

Pin

6

VB

OU

T:

Pin

7

Inp

ut

Pin

Des

crip

tion

Des

crip

tion

VB

[7:0

]

VG

[7:0

]

VR

[7:0

]

PC

LK

IN

HS

IN1

VS

IN1

CL

KO

UT

AG

Pb

AG

Y

AG

Pr

AS

VM

:

Pin

154

AS

VM

HS

OU

T

VS

OU

T

HB

OU

T

VB

OU

T

Dig

ital

Blu

e/U

dat

a i

nput

Dig

ital

Gre

en/Y

dat

a i

nput

Dig

ital

Red

/V d

ata

input

Pix

el c

lock

input

Vid

eo H

-sync

input

Vid

eo V

-sync

input

DE

input

from

DV

I/H

DM

I

Anal

og B

lue/

Pb o

utp

ut

Anal

og R

ed/P

r outp

ut

Anal

og G

reen

/Y o

utp

ut

Anal

og S

VM

outp

ut

Vid

eo H

-sync

outp

ut

Vid

eo V

-sync

outp

ut

Vid

eo H

-bla

nk o

utp

ut

Vid

eo V

-bla

nk o

utp

ut

Ou

tpu

t P

in

VG

[7:0

]:

Pin

[29,2

8,2

7,2

6,2

3,2

2,2

1,2

0]

5725 K

ey R

egis

ter

Set

tin

g

Reg

iste

r N

am

eA

dd

ress

Valu

e

pad

_bout_

en

pad

_bin

_en

z

pad

_ro

ut_

en

pad

_ri

n_en

z

pad

_gout_

en

pad

_gin

_en

z

pad

_ck

out_

enz

pad

_sy

nc_

out_

enz

Reg

_S

0_48[0

]

Reg

_S

0_48

[1]

Reg

_S

0_48

[2]

Reg

_S

0_48[3

]

Reg

_S

0_48

[4]

Reg

_S

0_48

[5]

Reg

_S

0_49

[1]

Reg

_S

0_49

[2]

pad

_blk

_out_

enz

Reg

_S

0_49

[3]

vds_

do

_16b_en

Reg

_S

3_50

[7]

if_se

l_ad

c_sy

nc

if_se

l_656

if_se

l16bit

if_se

l24bit

Reg

_S

1_28

[2]

Reg

_S

1_00

[3]

Reg

_S

1_00

[4]

Reg

_S

1_01

[7]

1'b 0

1'b

0

1'b 01'b 01'b 11'b 01'b 01'b 01'b 0 1'b 01'b 01'b 0 X 1'b 1

out_

bla

nk_se

l_0

Reg

_S

0_50[0

]1'b 0


55772255

http://www.tvia.com


Figure 8: Digital 16-bit YUV 4:2:2 Input with Analog Output Mode

Tru

eVie

w 5

725

Syst

em S

olu

tion

2:

Dig

ital

16-b

it Y

UV

4:2

:2 I

np

ut

wit

h A

nalo

g O

utp

ut

Mod

e

No

te:

"X"

mea

ns

eith

er "

0"

or

"1"

is O

K.

VB

[7:0

]:

Pin

[19,1

8,1

5,1

4,1

1,1

0,9

,8]

VR

[7:0

]:

Pin

[39,3

8,3

7,3

6,3

3,3

2,3

1,3

0]

PC

LK

IN:

Pin

40

HS

IN1

:

Pin

44

VS

IN1:

Pin

45

CL

KO

UT

:

Pin

4

AG

Pb

:

Pin

15

8

AG

Y:

Pin

15

9

AG

Pr:

Pin

16

0

HS

OU

T:

Pin

1

VS

OU

T:

Pin

2

HB

OU

T:

Pin

6

VB

OU

T:

Pin

7

Inp

ut

Pin

Des

crip

tio

nD

escr

ipti

on

VB

[7:0

]

VR

[7:0

]

PC

LK

IN

HS

IN1

VS

IN1

CL

KO

UT

AG

Pb

AG

Y

AG

Pr

AS

VM

:

Pin

15

4

AS

VM

HS

OU

T

VS

OU

T

HB

OU

T

VB

OU

T

Dig

ital

UV

dat

a i

np

ut

Dig

ital

Y d

ata

in

pu

t

Pix

el c

lock

in

pu

t

Vid

eo H

-sy

nc

inp

ut

Vid

eo V

-sy

nc

inp

ut

DE

in

pu

t fr

om

DV

I/H

DM

I

An

alo

g B

lue/

Pb

ou

tpu

t

An

alo

g R

ed/P

r o

utp

ut

An

alo

g G

reen

/Y o

utp

ut

An

alo

g S

VM

ou

tpu

t

Vid

eo H

-sy

nc

ou

tpu

t

Vid

eo V

-sy

nc

ou

tpu

t

Vid

eo H

-bla

nk

ou

tpu

t

Vid

eo V

-bla

nk

ou

tpu

t

Ou

tpu

t P

in

57

25

Key

Reg

iste

r S

etti

ng

Reg

iste

r N

am

eA

dd

ress

Va

lue

pad

_b

ou

t_en

pad

_b

in_

enz

pad

_ro

ut_

en

pad

_ri

n_en

z

pad

_g

ou

t_en

pad

_g

in_en

z

pad

_ck

ou

t_en

z

pad

_sy

nc_

ou

t_en

z

Reg

_S

0_4

8[0

]

Reg

_S

0_

48[1

]

Reg

_S

0_

48[2

]

Reg

_S

0_

48

[3]

Reg

_S

0_

48[4

]

Reg

_S

0_

48[5

]

Reg

_S

0_

49[1

]

Reg

_S

0_

49[2

]

pad

_b

lk_o

ut_

enz

Reg

_S

0_

49[3

]

vd

s_d

o_

16b_

enR

eg_

S3_

50[7

]

if_

sel_

adc_

syn

c

if_

sel_

65

6

if_

sel1

6b

it

if_

sel2

4b

it

Reg

_S

1_

28[2

]

Reg

_S

1_

00[3

]

Reg

_S

1_

00[4

]

Reg

_S

1_

01[7

]

1'b 0

1'b

0

1'b 01'b 01'b 1XX1'b 01'b 0 1'b 01'b 01'b 0

1'b

1

1'b 0

ou

t_b

lan

k_se

l_0

Reg

_S

0_5

0[0

]1'b 0


55772255

http://www.tvia.com


Figure 9: Digital 8-bit 601/656 4:2:2 YUV Input with Analog Output Mode

Tru

eVie

w 5

725

Syst

em S

olu

tion

3:

Dig

ital

8-b

it 6

01/6

56 4

:2:2

YU

V I

np

ut

wit

h A

nalo

g O

utp

ut

Mod

e

Note

: "X

" m

eans

eith

er "

0"

or

"1"

is O

K.

PC

LK

IN:

Pin

40

HS

IN1

:

Pin

44

VS

IN1

:

Pin

45

AG

Pb

:

Pin

15

8

AG

Y:

Pin

15

9

AG

Pr:

Pin

16

0

HS

OU

T:

Pin

1

VS

OU

T:

Pin

2

HB

OU

T:

Pin

6

VB

OU

T:

Pin

7

Inp

ut

Pin

Des

crip

tion

Des

crip

tion

VG

[7:0

]

PC

LK

IN

HS

IN1

VS

IN1

AG

Pb

AG

Y

AG

Pr

AS

VM

:

Pin

15

4

AS

VM

HS

OU

T

VS

OU

T

HB

OU

T

VB

OU

T

Dig

ital

YU

V d

ata

input

Pix

el c

lock

input

Vid

eo H

-sync

input

Vid

eo V

-sync

input

Anal

og B

lue/

Pb o

utp

ut

Anal

og R

ed/P

r outp

ut

Anal

og G

reen

/Y o

utp

ut

Anal

og S

VM

outp

ut

Vid

eo H

-sync

outp

ut

Vid

eo V

-sync

outp

ut

Vid

eo H

-bla

nk o

utp

ut

Vid

eo V

-bla

nk o

utp

ut

Ou

tpu

t P

in

VG

[7:0

]:

Pin

[29

,28

,27

,26

,23

,22

,21

,20

]

5725 K

ey R

egis

ter

Set

tin

g

Reg

iste

r N

am

eA

dd

ress

Valu

e

pad

_bout_

en

pad

_bin

_en

z

pad

_ro

ut_

en

pad

_ri

n_en

z

pad

_gout_

en

pad

_gin

_en

z

pad

_ck

out_

enz

pad

_sy

nc_

out_

enz

Reg

_S

0_48[0

]

Reg

_S

0_48[1

]

Reg

_S

0_48[2

]

Reg

_S

0_48[3

]

Reg

_S

0_48[4

]

Reg

_S

0_48[5

]

Reg

_S

0_49[1

]

Reg

_S

0_49[2

]

pad

_blk

_out_

enz

Reg

_S

0_49[3

]

vds_

do_16b_en

Reg

_S

3_50[7

]

if_se

l_ad

c_sy

nc

if_se

l_656

if_se

l16bit

if_se

l24bit

Reg

_S

1_28[2

]

Reg

_S

1_00[3

]

Reg

_S

1_00[4

]

Reg

_S

1_01[7

]

XX 1'b 01'b 0X1'b 01'b 0XX

Note

*

1'b 01'b 0

1'b

0

1'b 0

out_

bla

nk_se

l_0

Reg

_S

0_50[0

]1'b 0

Note

* :

if

656 i

nput

, se

t it

to 1

;

i

f 601 i

nput

, se

t it

to 0

.


55772255

http://www.tvia.com


Figure 10: Analog YUV/RGB Input with Analog Output Mode

Tru

eVie

w 5

725

Syst

em S

olu

tion

4:

An

alo

g Y

UV

/RG

B I

np

ut

wit

h A

nalo

g O

utp

ut

Mod

e

No

te:

"X"

mea

ns

eith

er "

0"

or

"1"

is O

K.

R0

/R1

/R2:

Pin

55/P

in5

7/P

in5

9

B0

/B1

/B2

:

Pin

69/P

in7

1/P

in7

3

SO

G0

/SO

G1:

Pin

62/P

in6

4

HS

IN1

/HS

IN2

:

Pin

44/P

in4

6

VS

IN1

/VS

IN2

:

Pin

45/P

in4

7

AG

Pb

:

Pin

15

8

AG

Y:

Pin

15

9

AG

Pr:

Pin

16

0

HS

OU

T:

Pin

1

VS

OU

T:

Pin

2

HB

OU

T:

Pin

6

VB

OU

T:

Pin

7

Inp

ut

Pin

Des

crip

tio

nD

escr

ipti

on

R0

/R1

/R2

G0

/G1

/G2

B0

/B1

/B2

SO

G0

/SO

G1

HS

IN1

/HS

IN2

VS

IN1

/VS

IN2

AG

Pb

AG

Y

AG

Pr

AS

VM

:

Pin

15

4

AS

VM

HS

OU

T

VS

OU

T

HB

OU

T

VB

OU

T

An

alo

g R

/V i

np

ut

of

CH

N0

/1/2

Vid

eo H

-sy

nc

inp

ut

1/2

*

Vid

eo V

-sy

nc

inp

ut

1/2

*

An

alo

g B

lue/

Pb

ou

tpu

t

An

alo

g R

ed/P

r o

utp

ut

An

alo

g G

reen

/Y o

utp

ut

An

alo

g S

VM

ou

tpu

t

Vid

eo H

-sy

nc

ou

tpu

t

Vid

eo V

-sy

nc

ou

tpu

t

Vid

eo H

-bla

nk

ou

tpu

t

Vid

eo V

-bla

nk

ou

tpu

t

Ou

tpu

t P

in

G0

/G1

/G2

:

Pin

62/P

in6

5/P

in6

7

An

alo

g G

/Y i

np

ut

of

CH

N0

/1/2

An

alo

g B

/U i

np

ut

of

CH

N0

/1/2

An

alo

g S

OG

/Y i

np

ut

of

CH

N0

/1

57

25

Key

Reg

iste

r S

etti

ng

Reg

iste

r N

am

eA

dd

ress

Va

lue

pad

_b

ou

t_en

pad

_b

in_

enz

pad

_ro

ut_

en

pad

_ri

n_

enz

pad

_g

ou

t_en

pad

_g

in_

enz

pad

_ck

ou

t_en

z

pad

_sy

nc_

ou

t_en

z

Reg

_S

0_

48

[0]

Reg

_S

0_

48

[1]

Reg

_S

0_

48

[2]

Reg

_S

0_

48

[3]

Reg

_S

0_

48

[4]

Reg

_S

0_

48

[5]

Reg

_S

0_

49

[1]

Reg

_S

0_

49

[2]

pad

_b

lk_

ou

t_en

zR

eg_

S0

_4

9[3

]

vd

s_d

o_

16

b_

enR

eg_

S3

_5

0[7

]

if_

sel_

adc_

syn

c

if_

sel_

65

6

if_

sel1

6b

it

if_

sel2

4b

it

Reg

_S

1_

28

[2]

Reg

_S

1_

00

[3]

Reg

_S

1_

00

[4]

Reg

_S

1_

01

[7]

XX 1'b 01'b 0XXXXX 1'b 01'b 11'b 0 X 1'b 1

ou

t_b

lan

k_

sel_

0R

eg_

S0

_5

0[0

]1

'b 0

No

te*

: H

SIN

1/V

SIN

1 a

nd

HS

IN2

/VS

IN2

co

uld

be

pro

gra

mm

ed f

or

anal

og

ch

ann

el 0

/1/2


55772255

http://www.tvia.com


Figure 11: Digital 8-bit 601/656 4:2:2 YUV Input with 16bit Digital Output

Tru

eVie

w 5

72

5

Sy

stem

So

luti

on

5:

Dig

ita

l 8

-bit

60

1/6

56

4:2

:2 Y

UV

In

pu

t w

ith

16

bit

Dig

ita

l O

utp

ut

Mo

de

Note

: "X

" m

eans

eith

er "

0"

or

"1"

is O

K.

PC

LK

IN:

Pin

40

HS

IN1:

Pin

44

VS

IN1:

Pin

45

HS

OU

T:

Pin

1

VS

OU

T:

Pin

2

CL

KO

UT

:

Pin

4

VB

OU

T:

Pin

7

Inp

ut

Pin

Des

crip

tion

Des

crip

tion

VG

[7:0

]

PC

LK

IN

HS

IN1

VS

IN1

VB

[7:0

]

VR

[7:0

]

HS

OU

T

VS

OU

T

CL

KO

UT

VB

OU

T

Dig

ital

YU

V d

ata

input

Pix

el c

lock

input

Vid

eo H

-sync

input

Vid

eo V

-sync

input

Dig

tial

UV

dat

a outp

ut

Dig

ital

Y

dat

a outp

ut

Vid

eo H

-sync

outp

ut

Vid

eo V

-sync

outp

ut

Vid

eo d

ispla

y c

lock

outp

ut

Dis

pla

y e

nab

le o

utp

ut

for

LC

D

Ou

tpu

t P

in

5725 K

ey R

egis

ter

Set

tin

g

Reg

iste

r N

am

eA

dd

ress

Valu

e

pad

_bout_

en

pad

_bin

_en

z

pad

_ro

ut_

en

pad

_ri

n_

enz

pad

_gout_

en

pad

_gin

_en

z

pad

_ck

out_

enz

pad

_sy

nc_

out_

enz

Reg

_S

0_48[0

]

Reg

_S

0_48[1

]

Reg

_S

0_48[2

]

Reg

_S

0_48[3

]

Reg

_S

0_48[4

]

Reg

_S

0_48[5

]

Reg

_S

0_49[1

]

Reg

_S

0_49[2

]

pad

_blk

_out_

enz

Reg

_S

0_49[3

]

vds_

do_16

b_en

Reg

_S

3_50[7

]

if_se

l_ad

c_sy

nc

if_se

l_656

if_se

l16bit

if_se

l24bit

Reg

_S

1_28[2

]

Reg

_S

1_00[3

]

Reg

_S

1_00[4

]

Reg

_S

1_01[7

]

1'b 1

1'b

1

1'b 01'b 01'b 01'b 01'b 01'b 11'b 1 1'b 11'b 01'b 1

1'b

0

1'b 0

VG

[7:0

]:

Pin

[29,2

8,2

7,2

6,2

3,2

2,2

1,2

0]

VB

[7:0

]:

Pin

[19,1

8,1

5,1

4,1

1,1

0,9

,8]

VR

[7:0

]:

Pin

[39,3

8,3

7,3

6,3

3,3

2,3

1,3

0]

out_

bla

nk_se

l_0

Reg

_S

0_50[0

]1'b 1


55772255

http://www.tvia.com


Figure 12: Analog RGB/YUV Input with 16bit Digital Output Mode

Tru

eVie

w 5

725

Syst

em S

olu

tion

6:

An

alo

g R

GB

/YU

V I

np

ut

wit

h 1

6b

it D

igit

al

Ou

tpu

t M

od

e

Note

: "X

" m

eans

eith

er "

0"

or

"1"

is O

K.

HS

OU

T:

Pin

1

VS

OU

T:

Pin

2

CL

KO

UT

:

Pin

4

VB

OU

T:

Pin

7

Inp

ut

Pin

Des

crip

tion

Des

crip

tion

VB

[7:0

]

VR

[7:0

]

HS

OU

T

VS

OU

T

CL

KO

UT

VB

OU

T

Dig

tial

UV

dat

a outp

ut

Dig

ital

Y

dat

a outp

ut

Vid

eo H

-sync

outp

ut

Vid

eo V

-sync

outp

ut

Vid

eo d

ispla

y c

lock

outp

ut

Dis

pla

y e

nab

le o

utp

ut

for

LC

D

Ou

tpu

t P

in

5725 K

ey R

egis

ter

Set

tin

g

Reg

iste

r N

am

eA

dd

ress

Valu

e

pad

_bout_

en

pad

_bin

_en

z

pad

_ro

ut_

en

pad

_ri

n_en

z

pad

_gout_

en

pad

_gin

_en

z

pad

_ck

out_

enz

pad

_sy

nc_

out_

enz

Reg

_S

0_48[0

]

Reg

_S

0_48[1

]

Reg

_S

0_48[2

]

Reg

_S

0_48[3

]

Reg

_S

0_48[4

]

Reg

_S

0_48[5

]

Reg

_S

0_49[1

]

Reg

_S

0_49[2

]

pad

_blk

_out_

enz

Reg

_S

0_49[3

]

vds_

do_16b_en

Reg

_S

3_50[7

]

if_se

l_ad

c_sy

nc

if_se

l_656

if_se

l16bit

if_se

l24bit

Reg

_S

1_28[2

]

Reg

_S

1_00[3

]

Reg

_S

1_00[4

]

Reg

_S

1_01[7

]

1'b 1

1'b

1

1'b 01'b 01'b 0XX1'b 11'b 1 1'b 11'b 1 X 1'b 1

VB

[7:0

]:

Pin

[19

,18

,15

,14

,11

,10

,9,8

]

VR

[7:0

]:

Pin

[39

,38

,37

,36

,33

,32

,31

,30

]

out_

bla

nk

_se

l_0

Reg

_S

0_50[0

]1'b 1

R0

/R1

/R2

:

Pin

55

/Pin

57

/Pin

59

B0

/B1

/B2

:

Pin

69

/Pin

71

/Pin

73

SO

G0

/SO

G1

:

Pin

62

/Pin

64

HS

IN1

/HS

IN2

:

Pin

44

/Pin

46

VS

IN1

/VS

IN2:

Pin

45

/Pin

47

G0

/G1

/G2

:

Pin

62

/Pin

65

/Pin

67

R0

/R1/R

2

G0

/G1/G

2

B0

/B1/B

2

SO

G0/S

OG

1

HS

IN1

/HS

IN2

VS

IN1/V

SIN

2

Anal

og R

/V i

nput

of

CH

N0/1

/2

Vid

eo H

-sync

input

1/2

*

Vid

eo V

-sync

input

1/2

*

Anal

og G

/Y i

nput

of

CH

N0/1

/2

Anal

og B

/U i

nput

of

CH

N0/1

/2

Anal

og S

OG

/Y i

nput

of

CH

N1/2

X

Note

*:

HS

IN1/V

SIN

1 a

nd H

SIN

2/V

SIN

2 c

ould

be

pro

gra

mm

ed f

or

anal

og c

han

nel

0/1

/2


55772255

http://www.tvia.com


Figure 13: Analog RGB/YUV Input with 24bit Digital Output Mode

Tru

eVie

w 5

72

5

Sy

stem

So

luti

on

7:

An

alo

g R

GB

/YU

V I

np

ut

wit

h 2

4b

it D

igit

al

Ou

tpu

t M

od

e

Note

: "X

" m

ean

s ei

ther

"0"

or

"1"

is O

K.

HS

OU

T:

Pin

1

VS

OU

T:

Pin

2

CL

KO

UT

:

Pin

4

VB

OU

T:

Pin

7

Inp

ut

Pin

Des

crip

tio

nD

escr

ipti

on

VB

[7:0

]

VR

[7:0

]

HS

OU

T

VS

OU

T

CL

KO

UT

VB

OU

T

Dig

tial

R/V

dat

a o

utp

ut

Dig

ital

B

/U d

ata

ou

tpu

t

Vid

eo H

-sy

nc

ou

tpu

t

Vid

eo V

-sy

nc

ou

tpu

t

Vid

eo d

isp

lay

clo

ck o

utp

ut

Dis

pla

y e

nab

le o

utp

ut

for

LC

D

Ou

tpu

t P

in

57

25

Key

Reg

iste

r S

etti

ng

Reg

iste

r N

am

eA

dd

ress

Va

lue

pad

_b

ou

t_en

pad

_bin

_en

z

pad

_ro

ut_

en

pad

_ri

n_

enz

pad

_go

ut_

en

pad

_g

in_en

z

pad

_ck

ou

t_en

z

pad

_sy

nc_

ou

t_en

z

Reg

_S

0_4

8[0

]

Reg

_S

0_4

8[1

]

Reg

_S

0_4

8[2

]

Reg

_S

0_4

8[3

]

Reg

_S

0_4

8[4

]

Reg

_S

0_4

8[5

]

Reg

_S

0_4

9[1

]

Reg

_S

0_4

9[2

]

pad

_b

lk_o

ut_

enz

Reg

_S

0_4

9[3

]

vd

s_d

o_1

6b_en

Reg

_S

3_5

0[7

]

if_se

l_ad

c_sy

nc

if_se

l_65

6

if_se

l16b

it

if_se

l24b

it

Reg

_S

1_2

8[2

]

Reg

_S

1_0

0[3

]

Reg

_S

1_0

0[4

]

Reg

_S

1_0

1[7

]

1'b 1

1'b

1

1'b 01'b 01'b 01'b 11'b 11'b 11'b 1 1'b 01'b 11'b 0 X 1'b 1

VB

[7:0

]:

Pin

[19,1

8,1

5,1

4,1

1,1

0,9

,8]

VR

[7:0

]:

Pin

[39,3

8,3

7,3

6,3

3,3

2,3

1,3

0]

ou

t_b

lank_se

l_0

Reg

_S

0_5

0[0

]1'b 1

R0/R

1/R

2:

Pin

55/P

in57/P

in59

B0/B

1/B

2:

Pin

69/P

in71/P

in73

SO

G0/S

OG

1:

Pin

62/P

in64

HS

IN1/H

SIN

2:

Pin

44/P

in46

VS

IN1/V

SIN

2:

Pin

45/P

in47

G0/G

1/G

2:

Pin

62/P

in65/P

in67

R0/R

1/R

2

G0/G

1/G

2

B0/B

1/B

2

SO

G0

/SO

G1

HS

IN1/H

SIN

2

VS

IN1

/VS

IN2

An

alo

g R

/V i

np

ut

of

CH

N0/1

/2

Vid

eo H

-sy

nc

inp

ut

1/2

*

Vid

eo V

-sy

nc

inp

ut

1/2

*

An

alo

g G

/Y i

np

ut

of

CH

N0/1

/2

An

alo

g B

/U i

np

ut

of

CH

N0/1

/2

An

alo

g S

OG

/Y i

np

ut

of

CH

N1/2

VG

[7:0

]:

Pin

[29,2

8,2

7,2

6,2

3,2

2,2

1,2

0]

VG

[7:0

]D

igti

al G

/Y d

ata

ou

tpu

t

No

te*

: H

SIN

1/V

SIN

1 a

nd

HS

IN2/V

SIN

2 c

ou

ld b

e p

rog

ram

med

fo

r an

alo

g c

han

nel

0/1

/2


55772255

http://www.tvia.com


BOARD MEMORY CONNECTION:

Figure 14: THREE 1MX16X2BANK MEMORY (1)

1M x

16

SDRA

M

DQ

15D

Q14

DQ

13D

Q12

DQ

11D

Q10

DQ

9D

Q8

DQ

7D

Q6

DQ

5D

Q4

DQ

3D

Q2

DQ

1D

Q0

VD

D1

VD

D2

VD

D3

VD

D4

VD

D5

VD

D6

PVD

D

BA A10 A

9A

8A

7A

6A

5A

4A

3A

2A

1A

0 CS WE

CAS

RAS

CKE

UD

QM

LDQ

MCL

K

GN

DG

ND

GN

DG

ND

GN

DG

ND

49 48 46 45 43 42 40 39 12 11 9 8 6 5 3 2 1 7 13 25 38 44

19 20 32 31 30 29 28 27 24 23 22 21 18 15 16 17 34 36 35 14 4 10 26 41 47 50

MD

14M

D15

MD

12M

D13

MD

10M

D11

MD

8M

D9

MD

6M

D7

MD

4M

D5

MD

2M

D3

MD

0M

D1

MA

10BA M

A8

MA

9

MA

6M

A7

MA

4M

A5

MA

2M

A3

MA

0M

A1

WE#

CS1#

RAS#

CAS#

DQ

M1#

PVD

D

DQ

M0#

SDCL

K

SDRA

M_1

MX

16X

2BA

NK

CH

IP1

1M x

16

SDRA

M

DQ

15D

Q14

DQ

13D

Q12

DQ

11D

Q10

DQ

9D

Q8

DQ

7D

Q6

DQ

5D

Q4

DQ

3D

Q2

DQ

1D

Q0

VD

D1

VD

D2

VD

D3

VD

D4

VD

D5

VD

D6

PVD

D

BA A10 A

9A

8A

7A

6A

5A

4A

3A

2A

1A

0 CS WE

CAS

RAS

CKE

UD

QM

LDQ

MCL

K

GN

DG

ND

GN

DG

ND

GN

DG

ND

49 48 46 45 43 42 40 39 12 11 9 8 6 5 3 2 1 7 13 25 38 44

19 20 32 31 30 29 28 27 24 23 22 21 18 15 16 17 34 36 35 14 4 10 26 41 47 50

MD

14M

D15

MD

12M

D13

MD

10M

D11

MD

8M

D9

MD

6M

D7

MD

4M

D5

MD

2M

D3

MD

0M

D1

MA

10BA M

A8

MA

9

MA

6M

A7

MA

4M

A5

MA

2M

A3

MA

0M

A1

WE#

CS0#

RAS#

CAS#

DQ

M1#

PVD

D

DQ

M0#

SDCL

K

SDRA

M_1

MX

16X

2BA

NK

CH

IP0


55772255

http://www.tvia.com


Figure 15: THREE 1MX16X2BANK MEMORY (2)

1M

x 1

6 S

DR

AM

DQ

15

DQ

14

DQ

13

DQ

12

DQ

11

DQ

10

DQ

9D

Q8

DQ

7D

Q6

DQ

5D

Q4

DQ

3D

Q2

DQ

1D

Q0

VD

D1

VD

D2

VD

D3

VD

D4

VD

D5

VD

D6

PV

DD

BA

A1

0A

9A

8A

7A

6A

5A

4A

3A

2A

1A

0 CS

WE

CA

SR

AS

CK

EU

DQ

M

LD

QM

CL

K

GN

DG

ND

GN

DG

ND

GN

DG

ND

49

48

46

45

43

42

40

39

12

11 9 8 6 5 3 2 1 7 13

25

38

44

19

20

32

31

30

29

28

27

24

23

22

21

18

15

16

17

34

36

35

14 4 10

26

41

47

50

MD

14

MD

15

MD

12

MD

13

MD

10

MD

11

MD

8M

D9

MD

6M

D7

MD

4M

D5

MD

2M

D3

MD

0M

D1

MA

10

BA

MA

8M

A9

MA

6M

A7

MA

4M

A5

MA

2M

A3

MA

0M

A1

WE

#F

BC

LK

RA

S#

CA

S#

DQ

M1

#P

VD

D

DQ

M0

#S

DC

LK

SD

RA

M_

1M

X1

6X

2B

AN

K C

HIP

2


55772255

http://www.tvia.com


Figure 16: ONE 1MX16X4BANK MEMORY

SDRAM_1MX16X4BANK CHIP

1M x 16 SDRAM

DQ15DQ14DQ13DQ12DQ11DQ10DQ9DQ8DQ7DQ6DQ5DQ4DQ3DQ2DQ1DQ0

VDD1VDD2VDD3VDD4VDD5VDD6

PVDD

BA1

A10A9A8A7A6A5A4A3A2A1A0

CSWE

CASRAS

CKEUDQM

LDQMCLK

GNDGNDGNDGNDGNDGND

535150484745444213111087542

139

142749

352234333231302926252423

1916171837393815

61228414652

MD14MD15

MD12MD13

MD10MD11

MD8MD9

MD6MD7

MD4MD5

MD2MD3

MD0MD1

MA10BA

MA8MA9

MA6MA7

MA4MA5

MA2MA3

MA0MA1

WE#GND

RAS#CAS#

DQM1#PVDD

DQM0#SDCLK

VDD743

GND54

BA0

A11

2021 CS1#

CS0#


55772255

http://www.tvia.com


Figure 17: ONE 512KX32X4BANK MEMORY

2M x 32 SDRAM


VDDVDD

PVDD

BA1A10

A9A8A7A6A5A4A3A2A1A0

CS

WECASRAS

CKEDQM1

DQM0CLK

GNDGND

858382807977767413111087542

1,3,9,15,2935,41,49,55,75,81

2466656463626160272625

20

17181967716816

6,12,32,38,44,46

52,58,72,78,84,86

MD14MD15

MD12MD13

MD10MD11

MD8MD9

MD6MD7

MD4MD5

MD2MD3

MD0MD1

MA10

MA8MA9

MA6MA7

MA4MA5

MA2MA3

MA0MA1

WE#

GND

RAS#CAS#

DQM0#PVDD

DQM0#SDCLK

BA02223 CS1#

CS0#

DQM2 28 DQM1#

DQM3 59 DQM1#


31333436373940424547485051535456

MD17MD16

MD19MD18

MD21MD20

MD23MD22

MD25MD24

MD27MD26

MD29MD28

MD31MD30

Vss

NC 14,21,30,57,69,70,73


55772255

http://www.tvia.com


Figure 18: TWO 1MX16X4BANK MEMORY

SD

RA

M_1

MX

16X

4BA

NK

CH

IP

1M x

16

SD

RA

M

DQ

15D

Q14

DQ

13D

Q12

DQ

11D

Q10

DQ

9D

Q8

DQ

7D

Q6

DQ

5D

Q4

DQ

3D

Q2

DQ

1D

Q0

VD

D1

VD

D2

VD

D3

VD

D4

VD

D5

VD

D6

PV

DD

BA

1

A10 A

9A

8A

7A

6A

5A

4A

3A

2A

1A

0 CS

WE

CA

SR

AS

CK

EU

DQ

M

LD

QM

CL

K

GN

DG

ND

GN

DG

ND

GN

DG

ND

53

51

50

48

47

45

44

42

13

11

10 8 7 5 4 2 1 3 9 14

27

49

35

22

34

33

32

31

30

29

26

25

24

23

19

16

17

18

37

39

38

15 6 12

28

41

46

52

MA

10B

A

MA

8M

A9

MA

6M

A7

MA

4M

A5

MA

2M

A3

MA

0M

A1

WE

#G

ND

RA

S#

CA

S#

DQ

M1#

PV

DD

DQ

M1#

SD

CL

K

VD

D7

43

GN

D5

4

BA

0

A11

20

21

CS

1#C

S0#

MD

17M

D16

MD

19M

D18

MD

21M

D20

MD

23M

D22

MD

25M

D24

MD

27M

D26

MD

29M

D28

MD

31M

D30

SD

RA

M_1

MX

16X

4BA

NK

CH

IP

1M x

16

SD

RA

M

DQ

15D

Q14

DQ

13D

Q12

DQ

11D

Q10

DQ

9D

Q8

DQ

7D

Q6

DQ

5D

Q4

DQ

3D

Q2

DQ

1D

Q0

VD

D1

VD

D2

VD

D3

VD

D4

VD

D5

VD

D6

PV

DD

BA

1

A10 A

9A

8A

7A

6A

5A

4A

3A

2A

1A

0 CS

WE

CA

SR

AS

CK

EU

DQ

M

LD

QM

CL

K

GN

DG

ND

GN

DG

ND

GN

DG

ND

53

51

50

48

47

45

44

42

13

11

10 8 7 5 4 2 1 3 9 14

27

49

35

22

34

33

32

31

30

29

26

25

24

23

19

16

17

18

37

39

38

15 6 12

28

41

46

52

MD

14M

D15

MD

12M

D13

MD

10M

D11

MD

8M

D9

MD

6M

D7

MD

4M

D5

MD

2M

D3

MD

0M

D1

MA

10B

A

MA

8M

A9

MA

6M

A7

MA

4M

A5

MA

2M

A3

MA

0M

A1

WE

#G

ND

RA

S#

CA

S#

DQ

M0#

PV

DD

DQ

M0#

SD

CL

K

VD

D7

43

GN

D5

4

BA

0

A11

20

21

CS

1#C

S0#


55772255

http://www.tvia.com


ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Table 12: Absolute Maximum Ratings

Parameter Symbol Min Max Units Conditions

3.3V Power Supply Voltage (Reference to Ground)

VDD1 - 0.3 4.0 V

1.8V Power Supply Voltage (Reference to Ground)

VCC - 0.3 2.2 V

Voltage on any input VI - 0.3 VDD+0.3 V

Storage Temperature TS - 40 125 ℃

Operating temperature To 0 70 ℃

Warning: Stressing the device beyond the “Absolute maximum Ratings” may cause permanent damage.

Notes

1. TV5725’s 3.3V power supply : PVDD, DAVD, PAVD, AVD_PLL, AVD_REF, AVD_R, AVD_G, AVD_B.


55772255

http://www.tvia.com


DC CHARACTERISTICS

Table 13: DC Characteristics

Parameter Symbol Min Typ Max Units Comments

1.8V Power Supply Voltage

(1.8V±5%) VCC 1.71 1.89 V 1.8V Operation

3.3V Power Supply Voltage

(3.3V±5%)

PVDD, DAVD,

PAVD, AVD_PLL,

AVD_REF,

AVD_R, AVD_G,

AVD_B

3.135 3.465 V 3.3V Operation

1.8V Supply Current1.a

(VCC) IVCC 320 mA

3.3V Supply Current1.a

(PVDD, PAVD, AVD_PLL) IVDD33 100 mA

3.3V Supply Current1.b

(AVD_REF, AVD_R, AVD_G,

AVD_B)

IAVD 240 mA

3.3V Supply Current1.c

(DAVD) IDAVD 85 mA

Input Low Voltage VIL 0 0.8 V

Input High Voltage VIH 2.0 Vcc + 0.3 V

Schmitt Input Low Voltage2 VILS 0 1.0 V

Schmitt Input High Voltage2 VIHS 2.4 Vcc + 0.3 V

Output Low Voltage VOL 0.4 V IOL = 8mA

Output High Voltage VOH 2.4 V IOH = -8mA

Input Capacitance CIN 7 pF

Output Capacitance COUT 7 pF


55772255

http://www.tvia.com


Notes

1. Current measured condition:

a. @ HD 1080i, 74.25MHz input, SOG, 162MHz 32bit memory, 108MHz Display clock, VCC is 1.8V. b. @ UXGA 60Hz, power supply is 3.3V. c. For VESA Video Levels, the Riref in the board is 160ohms. The output load is double terminated with 75ohms and 10pf per channel. Full-scale for all four channels is 0.7V, power supply is 3.3V. Measurement temperature is 25

0C.

This is a preliminary measurement and is subject to change by Tvia, Inc.

2. Schmitt trigger PADs (Total: 41 Pads):

HSOUT, VSOUT

CLKOUT

HBOUT, VBOUT

VB[0:7]

VG[0:7]

VR[0:7]

PCLKIN

SCLSA

HSIN1, VSIN1, HSIN2, VSIN2

RSTN

GPIO

HALF

MBA

MCS1#

FBCLK


55772255

http://www.tvia.com


AC CHARACTERISTICS

Figure 19: Video Input Port AC Timing

Table 14: Video Input Port AC Timing

Parameter Symbol Min Typ Max Units Conditions

VR[7:0], VG[7:0], VB[7:0] Setup Time to CLKIN

Tsud 2 ns

VR[7:0], VG[7:0], VB[7:0] Hold Time to CLKIN

Thd 5 ns

HSIN1, VSIN1, CLKOUT Setup Time to CLKIN

Tsuc 2 ns

HSIN1, VSIN1, CLKOUT Hold Time to CLKIN

Thc 6 ns

CLKIN Frequency 1/Tmc 80 MHz

TsudThd

TsucThc

Tc

CLKIN

VR[7:0],VG[7:0],VB[7:0]

HSIN1,VSIN1, CLKOUT

(CLKOUT is shared as DE input)


55772255

http://www.tvia.com


Figure 20: Video Output Port AC timing

Table 15: Video Output Port AC timing


VR[7:0], VG[7:0], VB[7:0] Delay Timing from CLKOUT

Tdd -1 1.5 ns 20pF load

HSOUT, VSOUT, HBOUT, VBOUT Delay Timing from CLKOUT

Thd -1 2.5 ns 20pF load

CLKOUT Frequency 1/Tmc 108 MHz 20pF load

Tdd

Tdc

Tc

CLKOUT

VR[7:0],VG[7:0],VB[7:0]

HSOUT,VSOUT, HBOUT, VBOUT

CLKOUT

(REG S0_4F[1] =0)

(REG S0_4F[1] =1)


55772255

http://www.tvia.com


MEMORY INTERFACE AC CHARACTERISTICS

Figure 21: Memory Interface AC Input timing

Table 16: Memory Interface AC Input timing


MD[31:0] Setup Time to FBCLK Tsud 2.0 ns

MD[31:0] Hold Time to FBCLK Thd 1.5 ns

FBCLK Frequency 1/Tmc 162 MHz

TsudThd

Tmc

FBCLK

MD[31:0]


55772255

http://www.tvia.com


Figure 22: Memory Interface AC output timing

Table 17: Memory Interface AC output timing


MD[31:0] Delay Time from MCLK Tdmd 3.7 5.4 ns 20pF load

CS1#, CS0#, MBA, MA[10:0] Delay Time from MCLK

Tdma 3.7 5.4 ns 20pF load

RAS#, CAS#, WE#, DQM0#, DQM1# Delay Time from MCLK

Tdmc 3.7 5.4 ns 20pF load

MCLK Frequency 1/Tmc 162 MHz 20pF load

Tdmd

Tmc

MCLK

MD[31:0]

Tdma

CS1#, CS0#, MBA, MA[10:0]

Tdmc

RAS#, CAS#, WE#, DQM0#, DQM1#


55772255

http://www.tvia.com


Figure 23: Definition of timing for F/S-mode devices on the I²C-bus

* Figure 7 Referenced document:

Philips Semiconductors, “The I²C-BUS Specification, version2.1 ---January 2000”

Page33: Fig.31: Definition of timing for F/S-mode devices on the I²C-bus.


55772255

http://www.tvia.com


Table 18: Characteristics of the SDA and SCL bus lines for F/S-mode I²C-bus devices

Notes:

1. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge the undefined region of the falling edge of SCL.

2. The maximum tHD;DAT has only to be met if the device does not stretch the LOW period (tLOW) of the SCL signal.

3. A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement tSU;DAT

250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tr max+ tSU;DAT = 1000 + 250 = 1250 ns (according to the Standard-mode I²C-bus specification) before the SCL line is released.

4. Cb = total capacitance of one bus line in pF.

* Table 17 Referenced document:

Philips Semiconductors, “The I²C-BUS Specification, version2.1 ---January 2011”

Page32: Table 5: Characteristics of the SDA and SCL bus lines for F/S-mode I²C-bus devices¹


55772255

http://www.tvia.com


DAC CHARACTERISTICS

Table 19: DAC Characteristics

Parameter Min Typical Max Unit Notes

Resolutions 10 Bits

Number of channels 4

Clock Rate 162 MHz

INL -1.0 +1.0 LSB

DNL -1.0 +1.0 LSB

Full Scale Voltage 665 700 770 mV 1, 2

LSB Current 18.2 uA 1

Monotonicity Guaranteed

RGB Video Output Rise Time (10-90% of full-scale)

2.6 4.7 ns 3

RGB Video Output Fall Time (10-90% of full-scale)

2.5 4.0 ns 3

NOTES:

1. For VESA Video Levels, the Riref in the board is 160ohms. The output load is double terminated with 75ohms and 10pf per channel. Full-scale for all four channels is 0.7V.

2. For good linearity, the full-scale voltage should be less than 1V when the output load is 75ohms and 10pf per channel.

3. As measured with 37.5ohm and 10pf load.


55772255

http://www.tvia.com


ADC CHARACTERISTICS

Table 20: ADC Characteristics

Parameter Min Typical Max Unit Notes

Resolutions 8 Bits

Number of channels 3

Sampling Frequency (Fs) 10 162 MHz

Full Scale Adjust Range at RGB Inputs 0.5 1 V 1

Reference Voltage 1.24 V 2

INL +/- 1.2 LSB

DNL +/- 0.8 LSB

No Missing Codes Guaranteed

NOTES:

1. Operation with 8-bit gain controller and 7-bit offset controller.

2. Internal reference voltage output.


55772255

Tvia, Inc.

http://www.tvia.com

Tel: 86-756-3628728 E-mail: [email protected] 40 DS-5725-3.1

Figure 24: Package Dimensions for QFP160 Package

PACKAGE DIMENSIONS

In Millimeters

Min Typ Max

A1 0.25

A2 3.2 3.32 3.6

L1 1.6REF

b 0.22 0.3 0.38

c 0.09 0.15 0.2

e 0.65 BSC

D1 28

E1 28


55772255

Tvia, Inc.

http://www.tvia.com

Tel: 86-756-3628728 E-mail: [email protected] 41 DS-5725-3.1

CONTACT INFORMATION

Copyright Tvia, Inc., 2011 rights reserved. Tvia, Inc. reserves the right to make changes to Tvia products. The content within this document is subject to change. Customers should contact Tvia, Inc. to verify that they have the most recent documentation. Tvia and TrueView products are trademarks or registered trademarks of Tvia, Inc. All other trademarks are the properties of the respective owners.

Tvia, Inc., USA 4800 Great America Parkway,

Suite 405,

Santa Clara, CA 95054

U.S.A.

Tel: 408-400-3702

Fax: 408-982-8591

Email: [email protected]

Tvia, Inc., Zhuhai China

Rm 414, 4F, Bldg D1, NO.1, Software

Road,Tangjia,

Zhuahai city, Guangdong,

P.R. China

519082

Tel: 86-756-362 8728

Fax: 86-756-362 7758

Email: [email protected]



dd aaatttaa h ssshheeeeeetttfile.yizimg.com/420856/2013041613555642.pdfcapable of advanced...

Documents