digital design low - semnan.ac.ir
TRANSCRIPT
![Page 1: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/1.jpg)
DIGITAL DESIGN FLOW For EDA Tools:
Synopsys Design Compiler
Cadence SOC Encounter
July 2012
![Page 2: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/2.jpg)
LOGIC SYNTHESIS SYNOPSYS DESIGN VISION
2
![Page 3: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/3.jpg)
Digital Design Flow
3
Front-end Back-end
Specification
RTL Coding
Testbench
P & R Back
Annotation
Timing
Constraints
Synthesis
Standard
Cells
Simulation
Pass?
Pre-Layout
Timing
Analysis
Post-Layout
Timing
Analysis
Logic
Verification
Tape-out
We are here
![Page 4: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/4.jpg)
Starting Design Vision
[user#@ICICHP home]$ cd digital_workshop/synthesis
[user#@ICICHP synthesis]$ design_vision
4
Hierarchy browser
Console
Console Command Line
![Page 5: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/5.jpg)
Setup
File -> Setup
/home/pouri/digital_workshop/synthesis/.synopsys_dc.setup
5
![Page 6: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/6.jpg)
RTL HDL Model Analysis
File -> Analyze
analyze -library WORK -format vhdl
6
![Page 7: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/7.jpg)
Design elaboration
File -> Elaborate
elaborate ADDSUB -architecture DFL -library WORK -parameters "NBITS = 8"
7
![Page 8: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/8.jpg)
Create design Schematic
8
![Page 9: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/9.jpg)
Design Environment Definition
Attributes -> Operating Environment -> operating Condition
set_operating_conditions -library slow slow
9
![Page 10: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/10.jpg)
Design Environment Definition
Attributes -> Operating Environment -> Wire Load
set_wire_load_model -name tsmc18_wl10 -library slow
10
![Page 11: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/11.jpg)
Design Constraint Definition
11
![Page 12: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/12.jpg)
Design Constraint Definition
Attributes -> Specify Clock…
create_clock -name "clk“
-period 10 -waveform {0 5}{ clk }
12
![Page 13: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/13.jpg)
Design Constraint Definition
Attributes -> Optimization Constraints -> Design Constraints…
set_max_area 0
13
![Page 14: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/14.jpg)
Design Mapping and Optimization
Design -> Compile Ultra…
compile_ultra -map_effort medium -area_effort medium
14
![Page 15: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/15.jpg)
Report Generation and Outputs
Design -> Report Area…
Timing -> Report Timing Path
write -hierarchy -format ddc –output ./out/addsub.ddc
write -hierarchy -format verilog –output ./out/addsub.v
15
![Page 16: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/16.jpg)
STANDARD CELL
PLACEMENT AND ROUTING CADENCE SOC ENCOUNTER
16
![Page 17: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/17.jpg)
Digital Design Flow
17
Front-end Back-end
Specification
RTL Coding
Testbench
P & R Back
Annotation
Timing
Constraints
Synthesis
Standard
Cells
Simulation
Pass?
Pre-Layout
Timing
Analysis
Post-Layout
Timing
Analysis
Logic
Verification
Tape-out
We are here
![Page 18: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/18.jpg)
Starting SOC Encounter
[user#@ICICHP home]$ cd digital_workshop/place_Route
[user#@ICICHP place_Route]$ encounter
18
Toolbar widgets
Status
Design Views
Color Options
Satellite Window
![Page 19: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/19.jpg)
Setting
gedit source/addsub_NBITS8.conf
################################################
# #
# FirstEncounter Input configuration file #
# #
################################################
# Created by First Encounter v08.10-s338_1 on Sat Nov 12 12:31:56 2011
global rda_Input
set cwd /home/pouri/digital_workshop/place_Route
set rda_Input(import_mode) {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1 -useLefDef56 1 }
19
![Page 20: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/20.jpg)
Design Import
Design -> Design Import
20
![Page 21: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/21.jpg)
Design Import
Design -> Design Import
21
![Page 22: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/22.jpg)
Design Import
22
![Page 23: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/23.jpg)
Floorplan Specification
Floorplan -> Specify Floorpaln
23
![Page 24: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/24.jpg)
Power Planning- Add Rings
Power -> Power Planning -> Add Rings
24
![Page 25: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/25.jpg)
Power Planning- Add Rings
25
![Page 26: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/26.jpg)
Power Planning- Add Stripes
Power -> Power Planning -> Add Stripes
26
![Page 27: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/27.jpg)
Power Planning- Add Stripes
27
![Page 28: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/28.jpg)
Global Net Connection
Floorplan -> Connect Global Nets
28
![Page 29: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/29.jpg)
Sroute
Route -> Special Route…
29
![Page 30: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/30.jpg)
Sroute
30
![Page 31: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/31.jpg)
Operating Conditions Definition
Timing -> Analysis Condition -> Specify Operating Condition/PVT…
31
![Page 32: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/32.jpg)
Core Cell Placement
Place -> Standard Cells…
32
![Page 33: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/33.jpg)
Core Cell Placement
Place -> Standard Cells…-> Mode
33
![Page 34: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/34.jpg)
Core Cell Placement
34
Design -> Save Design As … -> SoCE
![Page 35: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/35.jpg)
Post-Placement Timing Analysis
Timing -> Analyze Timing…
35
![Page 36: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/36.jpg)
Post-Placement Timing Analysis
36
![Page 37: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/37.jpg)
Clock Tree Synthesis
Clock -> Design Clock…
37
![Page 38: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/38.jpg)
Clock Tree Synthesis
38
![Page 39: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/39.jpg)
Clock Tree Synthesis
39
![Page 40: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/40.jpg)
Design Routing
Route -> NanoRoute -> Route
40
![Page 41: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/41.jpg)
Design Routing
41
![Page 42: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/42.jpg)
Post-Routing Timing Optimization and Analysis
Timing -> Optimize…
42
![Page 43: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/43.jpg)
Filler Cell Placement
43
Place -> Physical Cells -> Add Filler…
![Page 44: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/44.jpg)
Filler Cell Placement
44
![Page 45: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/45.jpg)
Design Checks
Verify -> Verify Connectivity…
45
![Page 46: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/46.jpg)
Design Checks
Verify -> Verify Geometry…
46
![Page 47: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/47.jpg)
Report Generation
Design -> Report -> Netlis Statistics…
47
![Page 48: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/48.jpg)
Report Generation
Design -> Report -> Gate Count…
48
![Page 49: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/49.jpg)
Report Generation
Design -> Report -> Summary…
49
![Page 50: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/50.jpg)
Post-Route Timing Data Extraction
Timing -> Extract RC…
Timing -> Calculate Delay…
50
![Page 51: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/51.jpg)
Post-Route Netlist Generation
Design -> Save -> Netlist
51
![Page 52: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/52.jpg)
GDSII File Generation
Design -> Save -> GDS/OASIS
52
![Page 53: DIGITAL DESIGN LOW - semnan.ac.ir](https://reader036.vdocument.in/reader036/viewer/2022062305/62a64a9868616c02b253e387/html5/thumbnails/53.jpg)
Thanks For your
Attention
53