Update on Electronics for the SSL8” Ceramic Detector
Matt Andrew, Kurtis Nishimura, Gary S. Varner University of Hawai’i
28-MAR-2012 Discussion 1
2
Discussion Items• These items mainly impact the
firmware/software, but having answers would expedite getting 8” ceramic PMT-specific development started
1. Self-trigger operation required?
2. Confirm PMT gain (1pC 6x106)
3. Maximum sustained rate (triggers, occupancy)
4. Multi-hit buffering?
5. How data to be rendered? (online)
Yes.
0.5 – few pC (3x106 – few x107)
200-300kHz (single hits?)
Yes, if possible.
Topic for discussion Wednesday (SSL/Berkeley guys to join)
3
Schedule/Plans• On schedule for June integration
with 8” ceramic MCP-PMT– Use existing ASICs, boards where possible– Leverage few man-years of development for Belle
II
• Board status1. Pre-amps in hand, need test (enough boards if design)2. ASIC daughtercard (will choose IRS2/IRS3 depending on
performance [IRS3 in test])3. Interface board in layout (to be submitted in a week or two)4. SCROD Rev. A in hand; firmware/software exists for readout
• Integration plan– As components available, send to Berkeley for check– Integration “pow-wow” ~ RT2012 Conference
4
Back-up slides
5
8” Ceramic PMT @ SSL• Ceramic design
Conductive epoxy row of GND pins
Discrete pig-tail for HV pins
From presentation/discussion in December:4x boards: (1) amp, (2) DC, (3) Interface, (4) SCROD
6
(2) 8-channel “daughtercards” 9 needed
(3) Interface board (wiring, power)1 needed
Power
monitoring
(1) 4-channel “pre-amps”
18 needed
(4) SCROD (Control, Readout)
1 needed
7
(1) Pre-amp cards: isolation, not just gain
Top view:Sample sent to Jason for mechanical check
Short ribbon-cable jumpers to reduce strain on pin array
Bottom view:
Bottom-less socketed pins (slide over signal/ground pins)
8
(2) Daughtercards (8-ch ASICs underneath)• 2x options (plug into same pair
80-pin SMT connector)
IRS3 DC (better thermal management)
IRS2 DC (better thermal management)
9
(3) Interface board (mostly “just” wiring)
Schematics completed, routing started
SCROD interface
10
(4) SCROD – small “pre-production run”
http://code.google.com/p/idlab-scrod/
For details:
Belle II iTOP Readout
8k channels1k 8-ch. ASICs
64 SRM “board stacks”
64 DAQ fiber transceivers
32 FINESSE8 COPPER
FTSW clock, trigger, programming
BLAB waveform sampling ASIC
Clock jitter cleaners
64 SRM
8 COPPER
32 DSP FINESSE
9 TRGmod
16 FTSW
64 SRM
11
Readout “board stack”
12
SL10 pulse with TOP electronics prototype (2.7 GSa/s)
12
ASIC Amplification? # chan Depth/chan Sampling [GSa/s] Vendor Size [nm] Ext ADC?
DRS4 no. 8 1024 1-5 IBM 250 yes.
SAM no. 2 1024 1-3 AMS 350 yes.
IRS2/IRS3 no. 8 32536 1-4 TSMC 250 no.
BLAB3A yes. 8 32536 1-4 TSMC 250 no.
TARGET no. 16 4192 1-2.5 TSMC 250 no.
TARGET2 yes. 16 16384 1-2.5 TSMC 250 no.
TARGET3 no. 16 16384 1-2.5 TSMC 250 no.
PSEC3 no. 4 256 1-16 IBM 130 no.
PSEC4 no. 6 256 1-16 IBM 130 no.
Success of PSEC3: proof-of-concept of moving toward smaller feature sizes.• Next DRS plans to use 110nm; next SAM plans to use 180 nm.
Now a variety of WFS ASIC options…
13