driving large capacitive loads

16
Unit 2 Inverters and Logic gates Driving Large Capacitive Loads Super Buffers

Upload: ravi-selvaraj

Post on 20-Mar-2017

535 views

Category:

Engineering


20 download

TRANSCRIPT

Page 1: Driving large capacitive loads

Unit 2Inverters and Logic gates

Driving Large Capacitive LoadsSuper Buffers

Page 2: Driving large capacitive loads

Driving Large Capacitive Loads

• Large capacitive loads arises when signals must be propagated from the chip to off chip destinations.

• Long buses• CL >= 104 Cg (typically)• This must be driven through low resistances,• Else, will increase the delay (By increasing rise

and fall time), because, delay α CL

Page 3: Driving large capacitive loads

Contd..

• Three solutions 1. Cascading Inverters as drivers2. Super Buffers3. BiCMOS Drivers

Page 4: Driving large capacitive loads

Cascading Inverters as drivers

Page 5: Driving large capacitive loads

Contd..• fopt = e (k +fopt )/ fopt

• k = Cd / CgWhere Cd and Cg – Drain and Gate

Capacitance respectively.• k – Varies according to technology• Eg. For 1 um technology • k = Cd / Cg = .0043 / .02 = 0.215• Substitute different values for fopt in the above

equation and find the minimum value.• fopt = 2.93 (approx = 3)

Page 6: Driving large capacitive loads

Graph to find the stage ratio value

Page 7: Driving large capacitive loads

Super Buffers

• Inverting buffer• Non-inverting buffer

Page 8: Driving large capacitive loads

Inverting Super buffer

Page 9: Driving large capacitive loads

Operation

• Case (i) : Vin = 1– Transistors T1 and T2 On– Gate of T3 is pulled down to 0 (T3 = Off)– T4 is On (Since the gate is connected to Vin)– Hence the O/P is pulled down quickly.

Page 10: Driving large capacitive loads

Operation (Contd..)• Case (ii) : Vin =0– Transistor T2 is Off– T4 is Off (Since the gate is connected to Vin)– T3 is allowed to rise quickly to Vdd (On) as its gate

is connected Vdd by Transistor T1.– As Vg is connected to Vdd and transistor assumes

twice the average gate to source voltage Vgs (Since the channel exists already).

– Ids α Vgs (and hence charges the load quickly)– Hence equal transition time for rise and fall time.

Page 11: Driving large capacitive loads

Non-Inverting Super Buffer

Page 12: Driving large capacitive loads

BiCMOS Drivers (Inverter)

Page 13: Driving large capacitive loads

BiCMOS NAND Gate

Page 14: Driving large capacitive loads

BiCMOS Drivers

Page 15: Driving large capacitive loads
Page 16: Driving large capacitive loads

Effect of Temperature