ee 230 lecture 37 - class.ece.iastate.edu

55
EE 230 Lecture 37 Data Converters ADC and DAC Architectures

Upload: others

Post on 09-Apr-2022

3 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: EE 230 Lecture 37 - class.ece.iastate.edu

EE 230 Lecture 37

Data ConvertersADC and DAC Architectures

Page 2: EE 230 Lecture 37 - class.ece.iastate.edu

Study Abroad OpportunitiesThe increasing role Asia is playing in both the engineering field and the

world’s economy is unlike anything we have seen in many decades

All indicators suggest that this role will become even more significant in the future

Both opportunities and expectations in the field will invariable

show increased alignment with business and engineering in a global economy

Understanding the culture and the environment of engineers working in Asia will offer substantial benefits for many/most engineers in the short-term and will likely be expected of many/most engineers within a decade

Page 3: EE 230 Lecture 37 - class.ece.iastate.edu

TaiwanTaiwan’’s Education Systems Education System

Elementary School (6)Elementary School (6)

Junior High School (3)Junior High School (3)

Senior High Senior High School (3)School (3)

Sr. VocationalSr. VocationalHigh School (3)High School (3)

University & University & College (4)College (4)

Tech.Tech.Univ. & Univ. & Col. (4)Col. (4) 22--yearyear

Jr. Col.Jr. Col.

Tech. Univ. Tech. Univ. & Col. (2) & Col. (2)

55 -- year year

Jr. Col.

Jr. Col.

MasterMaster’’s Program (2s Program (2--3)3)

Doctoral Program (3Doctoral Program (3--7)7)

Page 4: EE 230 Lecture 37 - class.ece.iastate.edu

Have identified two schools in Taiwan that will offer selected courses to ISU students in English

Courses pre-approved so that progress towards graduation is not delayed

Revenue neutral exchange (often costs less than spending the time in Ames)

Internship opportunity often provided

Page 5: EE 230 Lecture 37 - class.ece.iastate.edu
Page 6: EE 230 Lecture 37 - class.ece.iastate.edu
Page 7: EE 230 Lecture 37 - class.ece.iastate.edu
Page 8: EE 230 Lecture 37 - class.ece.iastate.edu
Page 9: EE 230 Lecture 37 - class.ece.iastate.edu
Page 10: EE 230 Lecture 37 - class.ece.iastate.edu
Page 11: EE 230 Lecture 37 - class.ece.iastate.edu

13 Departments21 Graduate Institutes13 Departments21 Graduate Institutes

CollegeCollege

Department

Graduate Institute Graduate Institute

Engineering Elec. Eng. &Comp. Sci. Management Design Liberal Arts

& Soc. Sci.

Mech.

Polymer

Construction

Chemical

Automation & Control

Materials Science &

Technology

Electronic

Electrical

Computer Science &

Information

Electro- Optical

Industrial

Business

Information

MBA

EMBA

Management

Finance

TechnologyManagement

Architecture

Industrial & Commercial

Design

Design

Applied Foreign Lang.

Humanities

General Education

Technological & Vocational

Education

Honors

University Inter-discipline

Engineering

Current Status / AcademicsCurrent Status / Academics

Page 12: EE 230 Lecture 37 - class.ece.iastate.edu

High-rise Building Earthquake-Resistant Beam PatentPatent used in almost 86 buildings and in the Taipei 101 Skyscraper

Research Achievements

HPC PatentUsed in Tuntex

Sky Tower, Kao-

hsiung

Page 13: EE 230 Lecture 37 - class.ece.iastate.edu

Research Centers•

Automation & Control Center•

Center for Intelligent Robots•

Center for the Study of Lottery & Commercial Gaming

Communication & Electromagnetic Technology Center

Construction Occupation Health & Safety Center•

Ecological & Hazard Mitigation Engineering Research Center

Expensive Instrument Center•

Materials Science & Technology Center•

Nanotechnology Engineering Center•

Opto-Mechatronics

Technology Center•

Power Electronics Technology Center•

Taiwan Information Security Center

Page 14: EE 230 Lecture 37 - class.ece.iastate.edu

Research Centers Opto-Mechatronics

Technology Center

Opto-Mechatronics sub-system

Opto-Mechatronics component design & manufacturing

Low db Plastic Optical Fiber Disk Array heat transfer analysis

Opto-Mechatronics system design & integration

Double-wave length laser light

Micro-drill Laserinspection system

Page 15: EE 230 Lecture 37 - class.ece.iastate.edu

Planar/Cylindrical Near Field Measurement Chamber

NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGY

Research Centers Communication and Electromagnetic Technology

Center

EMC Semi-anechoic Chamber

Far Field Measurement Anechoic Chamber

Major Research Topics•

Miniature Chip Antennas•

Radio-Frequency Identification (RFID)•

Antennas and Wave Propagation for Wireless Communications

RF, Microwave, and Millimeter Wave Circuits

Communication Systems•

Integrated Circuit Designs•

Electromagnetic Interferences at Power and Radio Frequencies

Electromagnetic Properties of Materials

Multi-function Anechoic Chamber

0 20 40 60 80 100 120 140 160 180 200 220-100

-90

-80

-70

-60

-50

-40

-30

Mean error =4.4dBStandard deviation =18.5dB

Receiving antenna moved distance (m)

Measurements Simulations

Rec

eive

d P

ower

(dB

m)

基地台

新生南路

羅斯福路

辛亥路

4545

Crossover (0dB branch-line coupler)

45 degree phase adjustment section

3dB branch-line coupler

Array Antenna

Radiation Beams

Excitation

Page 16: EE 230 Lecture 37 - class.ece.iastate.edu

Research Centers Center for Intelligent Robots

Robot TheaterDancing, Singing, Imitation show Drawing…

etc.

Intelligent Robot DOC-1 & DOC-2Teach English SpellingSolve Algebraic ProblemPlay Gobang, Chess and Chinese ChessRecognize Human FacesInterpret Facial Expressions

DOC-2

Page 17: EE 230 Lecture 37 - class.ece.iastate.edu

Taiwan Building Technology Center

Building Energy Efficiency and Renewable Energy Center

Building Structure and Hazard Mitigation Center

Green Building Materials Center•

Intelligent Building Research Center•

New Generation Building Systems Center

Steel Structure Engineering Center

Page 18: EE 230 Lecture 37 - class.ece.iastate.edu

International PartnershipsU.S. Ohio State Univ., Univ. of California-Berkeley, Tulane Univ., Univ. of Kansas, Rochester Inst. of Technology, etc.Central America Univ. of San Carlos, etc.Europe Univ. of Leeds, ETH Zurich, EPF Lausanne, Ecole

Speciale

D'Architecture, Univ. Rene Descartes

Paris, Czech Technical Univ./Prague, etc.Australia Queensland Univ. of Technology, etc.Asia Kanagawa Univ., Tokyo University, Moscow State Technical Univ., Moscow Aviation Inst., Institut

Teknologi

Sepuluh

Nopember,

Institut

Teknologi

Bandung, Univ. of Mongolia, Univ. of the Philippines

Page 19: EE 230 Lecture 37 - class.ece.iastate.edu

Study Abroad Opportunities in Asia

Programs exist with both Tatung University and National Taiwan University of Science and Technology –

both are in Taipei

Both are good schools and both should provide a good study abroad opportunity

If interested in either program make the following contacts:

Tatung University

Prof. Morris Chang (ISU coordinator) orProf. Randy Geiger

National Taiwan University of Science and Technology

Prof. Randy Geiger (ISU coordinator)

Page 20: EE 230 Lecture 37 - class.ece.iastate.edu

Engineering Issues for Using Data Converters

1. Inherent with Data Conversion Process•

Amplitude Quantization

• Time Quantization

(Present even with Ideal Data Converters)2. Nonideal Components

• Uneven steps

• Offsets

• Gain errors

• Response Time

• Noise

(Present to some degree in all physical Data Converters)

How do these issues ultimately impact performance ?

Review from Last Time:

Page 21: EE 230 Lecture 37 - class.ece.iastate.edu

ADC ArchitecturesEssentially all ADCs use one or more

comparators to convert an analog signal to a digital signal. They typically include some other analog circuitry and some digital circuitry

Analog Circuits (typically summers,

amplifiers, and filters)

Logic Circuits

VIN XOUTn

Review from Last Time:

Page 22: EE 230 Lecture 37 - class.ece.iastate.edu

Types of ADCs•

Flash

Pipelined•

Folded

Serial–

Single-slope–

Dual-slope•

Interpolating

Iterative (Algorithmic, Cyclic)•

Successive Approximation (SAR)

Oversampled

(Delta-Sigma)•

Charge Redistribution

Several others

Review from Last Time:

Page 23: EE 230 Lecture 37 - class.ece.iastate.edu

Types of ADCsFlash ADC

Review from Last Time:

Page 24: EE 230 Lecture 37 - class.ece.iastate.edu

Types of ADCsPipelined ADC

Review from Last Time:

Page 25: EE 230 Lecture 37 - class.ece.iastate.edu

Types of ADCsCyclic ADC

Gain/ShiftStage

<b1>

n1

rIN

LK

h

hMUX

n OUT

Review from Last Time:

Page 26: EE 230 Lecture 37 - class.ece.iastate.edu

Types of ADCsSingle-Slope ADC

Counter counts up to <1 1 1 ,,, 1> when ramp reaches VREF

Page 27: EE 230 Lecture 37 - class.ece.iastate.edu

Types of ADCsDual-Slope ADC

Integrator ramps up from 0 for fixed time with XIN

as inputIntegrator then ramps down with –XREF

as input and counter stops when reaches 0

Page 28: EE 230 Lecture 37 - class.ece.iastate.edu

Types of ADCsSAR ADC

REF

IN

Successive Approximation

Register

OUT

Page 29: EE 230 Lecture 37 - class.ece.iastate.edu

Types of ADCsOver-sampled ADC (Delta-Sigma)

ADC is often simply a comparatorCLK is much higher in frequency than effective sampling rate (maybe 128:1)Can obtain very high resolution but effective sampling rate is small

Page 30: EE 230 Lecture 37 - class.ece.iastate.edu

MetastabilityVOUT

VIN

High-gain amplifier

Bistable

amplifier

for some input values, output may not be at a level that is predictably interpreted by subsequent logic circuits

this range can be very small if the gain is large enough

Bistable

amplifier will always make a decision

For any fixed finite time T, there is always a small nonzero probability that the decision will not be made in time T

This probability can be made very low through proper circuit design techniques but never made to be zero

Page 31: EE 230 Lecture 37 - class.ece.iastate.edu

Metastability

A comparator is said to be in a metastable state if the output of the comparator can not be interpreted by subsequent digital logic

For any finite time T, any comparator that has been “asked” to make a binary decision has a finite nonzero probability P that subsequent logic will not correctly interpret the output In the interval of length T

This probability can be made very low through proper circuit design techniques but never made to be zero

Metastability in ADCs caused by comparators

Metastability in ADCs caused by transient conditions in logic circuits

Due to asynchronous operation of the ADC

Can be eliminated by circuit modifications that make operation synchronous or by appropriate timing of asynshronous

operation

Page 32: EE 230 Lecture 37 - class.ece.iastate.edu

MetastabilityFlash ADC

Metastability can never be eliminated in an ADC, its effects can just be reduced to a level that results in an acceptably low probability of causing an unacceptable outcome

Pipelined

Iterative (Algorithmic, Cyclic)

Single- slope

SerialFolded

Interpolating

Dual-slope

Charge Redistribution

Oversampled (Delta-Sigma)

Successive Approximation (SAR)

Page 33: EE 230 Lecture 37 - class.ece.iastate.edu

Types of DACs•

Current steering

R-String•

Ladder (R-2R)

Parallel•

Pipelined

Subranging•

Charge Redistribution

Algorithmic•

Serial

Subranging•

Oversampled

(Delta-Sigma)

Several others

Page 34: EE 230 Lecture 37 - class.ece.iastate.edu

Types of DACsR-string DAC

Page 35: EE 230 Lecture 37 - class.ece.iastate.edu

Types of DACsInterpolating DAC

R

R

R

R

R

R

RX

RX

RX

RX

RX

RX

VRFF

VOUTR

R

Page 36: EE 230 Lecture 37 - class.ece.iastate.edu

Types of DACsInterpolating DAC

VOUT

VOUT

RX

RX

RX

RX

RX

RX

R

R

R

R

R

R

VRFF

R

R

XMSB

n1

XLSB

n2

LOGICLOGIC

Page 37: EE 230 Lecture 37 - class.ece.iastate.edu

Types of DACsCurrent-steering DAC

S1

I1

S2

I2

Sk

Ik

Rn

VOUT

XIN

VRFF

Page 38: EE 230 Lecture 37 - class.ece.iastate.edu

Types of DACsLadder DAC (R-2R)

Page 39: EE 230 Lecture 37 - class.ece.iastate.edu

Types of DACsCharge-Redistribution DAC

k k-1

CC =2

Page 40: EE 230 Lecture 37 - class.ece.iastate.edu

Observation: Most of the ADCs and DACs use switches

Switches used in DACs and ADCs DAC

Usually switches are simple a single MOS transistor or two MOS transistors

Page 41: EE 230 Lecture 37 - class.ece.iastate.edu

Engineering Issues for Using Data ConvertersMuch like with an op amp, it is essential that the engineer be familiar with the nonideal characteristics of a data converter to effectively use it

Much like an op amp, the engineer need not know much detail about the internal operations of the data converter to use them effectively

Page 42: EE 230 Lecture 37 - class.ece.iastate.edu

Engineering Issues for Using Data Converters

1. Inherent with Data Conversion Process•

Amplitude Quantization

• Time Quantization

• Present even with Ideal Data Converters

2. Nonideal Components•

Uneven steps

• Offsets

• Response Time

• Noise

• Present to some degree in all physical Data Converters

How do these issues ultimately impact performance ?

Page 43: EE 230 Lecture 37 - class.ece.iastate.edu

Engineering Issues for Using Data Converters

Inherent with Data Conversion Process

• Time Quantization

• Amplitude Quantization

How do these issues ultimately impact performance ?

Page 44: EE 230 Lecture 37 - class.ece.iastate.edu

Time Quantization

Sampling Theorem•

Aliasing

Anti-aliasing Filters•

Analog Signal Reconstruction

Page 45: EE 230 Lecture 37 - class.ece.iastate.edu

Time QuantizationFor convenience, consider a sinusoidal signal

1f=T

Consider a positive-edge triggered sampling clock signal

CLK

CLK

1f =T

Page 46: EE 230 Lecture 37 - class.ece.iastate.edu

Time Quantization

Time-quantized samples of signal

Page 47: EE 230 Lecture 37 - class.ece.iastate.edu

Time Quantization

Time-quantized samples of signal

Once time-quantized, the samples become a sequence of real numbersand the time axis need no longer be specified (the time where the first sample was taken and the clock period may be recorded as real numbers as well)

[V1

,V2

,……Vm

]

Page 48: EE 230 Lecture 37 - class.ece.iastate.edu

Time Quantization

Time-quantized samples of signal

All information about original signal between the sample points is lost when the signal is sampled

Page 49: EE 230 Lecture 37 - class.ece.iastate.edu

Time Quantization

Time-quantized samples of signal

All information about original signal between the sample points is lost when the signal is sampled

How often must a signal be sampled so that enough information about the original signal is available in the samples so that the samples can be used to represent the original signal ?

Page 50: EE 230 Lecture 37 - class.ece.iastate.edu

Time Quantization

more samples:

Page 51: EE 230 Lecture 37 - class.ece.iastate.edu

Time Quantization

less samples:

Page 52: EE 230 Lecture 37 - class.ece.iastate.edu

Time Quantization

even less samples:

Page 53: EE 230 Lecture 37 - class.ece.iastate.edu

Time Quantization

How often must a signal be sampled so that enough information about the original signal is available in the samples so that the samples can be used to represent the original signal ?

Page 54: EE 230 Lecture 37 - class.ece.iastate.edu

Time Quantization

How often must a signal be sampled so that enough information about the original signal is available in the samples so that the samples can be used to represent the original signal ?

t

θT/(2π)

VM

( ) ( )Mf t =V sin ωt-θ

If the sampling times are known, there are two unknowns in this equation, VM

and θθ.

So two samples during this period that provide two non-zero values of f(t) will provide sufficient information to completely recreate the signal f(t)!

θ

Page 55: EE 230 Lecture 37 - class.ece.iastate.edu

End of Lecture 37