june 13, 2017 tu-key-01 impact of recent advancement in...

35
Impact of Recent Advancement in Cryogenic Circuit Technology ISEC 2017 Sorrento, Italy June 13, 2017 Akira Fujimaki and Masamitsu Tanaka Nagoya University Acknowledgment This work was supported by JST ALCA and JSPS KAKENHI (Grant Numbers 16H02340, 26220904, and 16H02796), JST-ALCA and the VLSI Design and Education Center of the University of Tokyo, in collaboration with Cadence Design Systems, Inc. The circuits were fabricated in CRAVITY of AIST. Tu-KEY-01 IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Upload: others

Post on 29-Jul-2020

0 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

Impact of Recent Advancementin Cryogenic Circuit Technology

ISEC 2017Sorrento, ItalyJune 13, 2017

Akira Fujimaki and Masamitsu TanakaNagoya University

AcknowledgmentThis work was supported by JST ALCA and JSPS KAKENHI (Grant Numbers16H02340, 26220904, and 16H02796), JST-ALCA and the VLSI Design andEducation Center of the University of Tokyo, in collaboration with CadenceDesign Systems, Inc. The circuits were fabricated in CRAVITY of AIST.

Tu-KEY-01

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 2: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

What we have introduced to superconductor circuits within the past decade?

2

I Only currents are used for controlling circuits.

H or qFerromagnetic materials are introduced,

opening ‘Superconductor spintronics’,

or ‘Superconducting phase engineering’.

Logo of ASC

T

Locally generated heat is introduced, opening

‘Superconductor phononics’,

‘Superconductor phonon engineering’ ?

Increased degree of freedom

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 3: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Outline

• Introduction

• More SFQ▫ More powerful computing

▫ More energy-efficient computing

• Superconducting Phase Engineering

• Superconductor Phonon Engineering

• Summary

3

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 4: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Special Features of SFQ Circuits

4

LIc ~Φ0

Φ0

Ic

L’

Storage

2mV

2ps

- Signal propagation at the speed of light with small

distortion in interconnects based on waveguides.

- No recharge process both in logic operation and

interconnects.

- Scaling law

High-speed

& low power

Logic Interconnect

(Waveguide)

Suitable to LSIs

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 5: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Appealing Feature of SFQ Circuits

5

GaAs

HEMT

0.01 0.1 1 10 100 10001

103

106

109

1012

Si Bip

Si MOSFET

InP HEMT

GaAs

MESFETSiGe

HBT

Clock Frequency (GHz)

Inte

gra

tion D

ensity

(Trs

/cm

2, JJs/c

m2)

Limit due to heat generation in CMOS

Limit due to interconnect delay

Target of SFQ Circuits

Limit due to heat

generation in compound

semiconductor

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 6: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

History of RSFQ Microprocessors

6

CORE1α (2003)

4999 JJs

15 GHz

167 M Instructions/s

1.6 mW

CORE1β (2006)

10955 JJs

25 GHz

1400 Million Operations/s

3.3 mW

More Powerful

More Energy-

Efficient

More Flexible

The base of the new

computational paradigms

Adiabatic

Reversible

Neuromorphic

What’s next?

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 7: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

More Powerful Computing Based on RSFQ

7

Bit-serial mP

50 GHzMemory Embedded

Bit-serial mP

100 GHzmP w/o Memory

COREe2 (2017)

10655 JJs

500 MIPS

2.4 mW

210 GIPS/W

Programs Executed

CORE100 (2015)

3073 JJs

800 MIPS

1.0 mW

800 GIPS/W

New Fabrication

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 8: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Program Execution in m-processor COREe2

8

255/50=5 Remainder 5

00: LD 00

01: MV

02: DEC

03: ST 01

04: LD 00

05: MV

06: LD 01

07: SUB

08: SKNE

09: HLT

0a: SKLT

0b: JMP 07

0c: LD 01

0d: JMP 01X = 21

aliquot = 7

160 instructions

Margins are independent of the total number of instructions

Execute a program to find a highest proper factor, which is

stored in the embedded memory.

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 9: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Main Issues Left for Practical Applications

• High-frequency operation of bit-parallel processing

• Energy-efficient SFQ circuits

• Energy-efficient power supply for dc-powered SFQcircuits

• Amplifier for driving a large capacity memory

• Amplifier serving as an interface device between SFQcircuits and room temperature electronics

9

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 10: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

More Powerful Computing Based on RSFQ

10

Bit-serial mP

50 GHzMemory Embedded

Bit-serial mP

100 GHzmP w/o Memory

Bit-Parallel ALU

50 GHzALU

COREe2 (2017)

10655 JJs

500 MIPS

2.4 mW

210 GIPS/W

Programs Executed

CORE100 (2015)

3073 JJs

800 MIPS

1.0 mW

800 GIPS/W

New Fabrication

GLP (2017)

4868 JJs

50 GIPS

1.4 mW

36000 GIPS/W

Gate-Level Pipelining

The detail will be given by Prof. Tanaka in this morning session

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 11: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Addition/subtraction in Parallel ALU

11

clk

Op_and

Inv_x

Inv_y

Carry_out

Clk_outS0

S1S2

S3S4

S5S6

S7

Inp

ut

Ou

tpu

t

Op_xor

Op_arith

Result

Input to SR_IN

High Frequency clock

1 0

0 0

0 0

0 0

0

1 0

00

1 0

00

1

1 1

11

1 1

11

0

1 0

1 0

0 0

0 1

1

1111 1111 – 1111 1111 = 1 0000 0000

1010 1010 – 1001 1001 = 1 0001 0001

1111 1111 + 1111 1111 = 1 1111 1110

1010 1010 + 1001 1001 = 1 0100 0011

2 ms/div.

Sub

Sub

Add

Add

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 12: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Advantage of RSFQ Technology

12

102 103 104 105 106 107

MIPS/W

RSFQ CORE1a

RSFQ CORE1b

RSFQCOREe2

RSFQ Parallel w/ Gate Level

Pipelining

106

105

104

103

102

10

1

MIP

S (

Mill

ion I

nstr

uction

s/s

)

Athlon64FX57

Pentium 4

Cell(SPE)

Future RSFQ

Perf

orm

an

ce

Energy Efficiency

Estimation of performances of a 32-bit single-core microprocessor

based on the experiments

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 13: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Main Issues Left for Practical Applications

• High-frequency operation of bit-parallel processingresolved

• Energy-efficient SFQ circuits

• Energy-efficient power supply for dc-powered SFQcircuits

• Amplifier for driving a large capacity memory

• Amplifier serving as an interface device between SFQcircuits and room temperature electronics

13

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 14: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Issue for Energy-Efficiency

14

Power consumption at Rb

(Static power consumption)

bcVIR

VP 7.0

b

2

bbias

Power consumption at Rs

(Dynamic power consumption)

0cshunt IfP

f: operating frequency

Example: DFF

W 1.8bias mP

W 36shunt nP

)(102 19

0 JIc

Typically,

Example: DFFRb is used for providing a constant

current to each Josephson junction.

Necessity for eliminating static power consumption.

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 15: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

DC-Powered Energy-Efficient SFQ Circuits

15

Bias resistors are replaced with inductors and junctions.

Rs

Ib

Vb

Rsb

Lb

J1

0

Jb

D. E. Kirichenko, et al., IEEE Trans.

Appl. Supercond., 21, 776(2011).

Advantage

The base of design has been

established because resources

obtained from the RSFQ circuits

can be used.

PTLs can be used as

interconnects.

Possibly suitable to higher

density because no mutual

coupling is used.

Disadvantage

Difficult to make energy-efficient

voltage supply around 0.1 mV.

ERSFQ circuit (Hypres)

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 16: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

AC-Powered Energy-Efficient SFQ Circuits

16

Example

Reciprocal Quantum Logic

(Northrop Grumman)

Circuits are driven by AC currents provided via transformers.

ac bias

J2 J3 J4

f1

M2

L3

f2

0

J1

M1 M3

f3

L1 L2

Q. P. Herr, et al., J. Appl.

Phys., 109, 103903 (2011).

Advantage

Provided AC currents are used

as clock signals.

NOT logic is easy to be made.

The above means the RQL can

be made up of smaller number of

junctions.

Disadvantage

Transformers are needed for all

the gates, indicating downsizing

to sub-micron scale is difficult.

High-frequency design technique

is essential for operation.

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 17: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

AC-Powered Energy-Efficient SFQ Circuits

17

Example

Adiabatic Quantum Flux

Parametron

(Yokohama Nat’l Univ.)

Circuits are driven by AC currents provided via transformers.

Advantage

Very small energy consumption

because of no phase jump in

switching.

All the logic operations are

achieved based on a single

‘majority’ gate, leading to the

robustness to the process variation.

Disadvantage

Operating frequency is relatively

low.

Difficult to make long interconnects.

DC offset currents are needed for

operation.

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 18: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Energy-Efficiency in Integrated Circuits

18

-13

Ic0

10-23

10-21

10-19

10-17

10-15

10

1 101

102

103

104

RSFQ w/ STP

Thermal Energy @4K

Present

CMOS(Logic)

Clock Cycle (ps)

En

erg

y C

on

su

mp

tio

n (

J)

RSFQ w/ ADP

Energy Consumption

=Total power x Clk cycle

Number of devices

STP: AIST 2.5-kA/cm2

Nb/AlOx/Nb Standard

Integrated Circuit Process.

ADP: AIST 10-kA/cm2

Nb/AlOx/Nb Advanced

Integrated Circuit Process

CORE100

Energy-Efficient SFQ

AQFP

ERSFQ RQL

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 19: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Outline

• Introduction

• More SFQ▫ More powerful computing

▫ More energy-efficient computing

• Superconducting Phase Engineering

• Superconductor Phonon Engineering

• Summary

19

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 20: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Superconducting Phase Engineering

20

I

H or q

Benefits of ferromagnetic materials

Fixed flux biasing or Phase shift element (PSE) AC/DC converter

Reduction of total bias currents

Magnetization Reversal Increased flexibility, i.e., reconfigurable circuits

Magnetic Josephson junction Energy-efficient circuits based on p-phase-shift

Energy-efficient memories

Phase of a macroscopic wave-

function of a superconductor or a

superconducting ring is controlled

with ferromagnetic materials.

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 21: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Main Issues Left for Practical Applications

• High-frequency operation of bit-parallel processingresolved

• Energy-efficient SFQ circuitsresolved

• Energy-efficient power supply for dc-powered SFQcircuits

• Amplifier for driving a large capacity memory

• Amplifier serving as an interface device between SFQcircuits and room temperature electronics

21

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 22: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

AC/DC Converter for DC-Powered SFQ Circuits

22

SFQ block #1

0.5 mV, 0.4 A

Rc=10 mWRp=10 W

SFQ block #5

0.5 mV, 0.4 A

SFQ circuit@4 K@RT

PSFQ=1 mWPsupply=8 W

Pcontact=8 mW

~

SFQ block #1

0.5 mV, 0.4 A

SFQ block #5

0.5 mV, 0.4 A

Rc=10 mWRp=50 W

PSFQ=1 mWPsupply=10 mW Pcontact≈0

SFQ circuit@4 K@RT

20:1

20/√2 mA

AC/DC converter is essential for DC-powered SFQ circuits.

Present After introduction of superconducting diodes

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 23: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Superconducting Diode Based on Residual Magnetization

23

Pd0.89Ni0.11,150nm

In-line-type JJ (20 mm x 1 mm)

-2500

-2000

-1500

-1000

-500

0

500

1000

1500

2000

2500

-1000 -800 -600 -400 -200 0 200 400 600 800 1000

Ic

External Field

(Arb. Unit)

2 mA

2 mV

A diode with Vth=0 is obtained.

Critical currents can be controlled.

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 24: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Rectification with Superconducting Diodes

24

Input (1 mA in amplitude)

Full wave rectification

Input (2.5 mA in amplitude)

Half wave rectification 2.5 mV

1.0 mV

DC output after smoothing5 ms

5 ms

We can control DC output voltages by changing the phase of the switching.

This might open superconducting power electronics.

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 25: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Main Issues Left for Practical Applications

• High-frequency operation of bit-parallel processingresolved

• Energy-efficient SFQ circuitsresolved

• Energy-efficient power supply for dc-powered SFQcircuitsresolved

• Amplifier for driving a large capacity memory

• Amplifier serving as an interface device between SFQcircuits and room temperature electronics

25

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 26: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

More Flexible Computing

26

ferromagnet

Ib

Ic

Josephson

junction

2IcScreening

current Isc

Ic

LIsc

SwitchExternal Flux

External Flux

2Ic LIsc

SQUID modulation pattern

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 27: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Demonstration of Look-Up Table

27

(a)

out

a0DFF

a1DFF

11

01

10

00

Switch(SW)

(a)

a0

clkin

a1

clkout

out

trigger

00 01 10 11

0 1 1 1

(b)

00 01 10 11

1 1 1 0

a0

clkin

a1

clkout

out

trigger

OR

NAND

ON

ON

ON

OFF

OFF

ON

ON

ON

ferromagnet

Successfully demonstrate 2-input LUTs.

Operate up to 52 GHz.

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 28: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Outline• Introduction

• More SFQ▫ More powerful computing

▫ More energy-efficient computing

• Superconducting Phase Engineering

• Superconductor Phonon Engineering

• Summary

28

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 29: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy 29

A. N. McCaughan and K. K. Berggren, Nano Lett. 14 (2014)

Fabricated by a single NbN layer Switched by thermal assisting High output voltage (Sub-V) High-impedance (kW range) ~ 100 ps, 10-18 J/bit

Nanowire Cryotron (nTron)

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 30: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

nTron Family (MIT)

30

Courtesy of Dr. Zhao (MIT)

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 31: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Main Issues Left for Practical Applications

• High-frequency operation of bit-parallel processingresolved

• Energy-efficient SFQ circuitsresolved

• Energy-efficient power supply for dc-powered SFQcircuitsresolved

• Amplifier for driving a large capacity memory

• Amplifier serving as an interface device betweenSFQ circuits and room temperature electronics

31

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 32: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy 32

Q.-Y. Zhao et al, Supercond. Sci. Technol. 30 (2017)

Demo. of nTron for Driving Semicon. Tr

6

nTron can serve as a voltage amplifier needed between SFQ

circuits and semiconductor circuits.

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 33: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

NbTiN nTron + CMOS memory cell

8 transistor SRAM 10

Al wire bonds

IG = 0 mAIG = 50 mA

IG = 100 mA

Load line

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 34: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy

Summary

• Classical RSFQ circuits have matured over the decades.

• Programs stored in embedded memories have been

demonstrated and bit-parallel processing has been

executed at 50 GHz.

• By introducing new concepts referred to as

superconducting phase engineering and phonon

engineering, the issues for the practical applications are

resolved.

• Cryogenic digital circuit technology is really competitive in

processing speed or energy-efficiency to semiconductor.

• Advancement in fabrication technology is needed.

• New technologies such as quantum information

processing, deep learning should be introduced positively.

34

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.

Page 35: June 13, 2017 Tu-KEY-01 Impact of Recent Advancement in ...snf.ieeecsc.org/.../files/documents/snf/abstracts/hdrFujimaki_ISEC_2017.pdfHigh-speed & low power Logic Interconnect (Waveguide)

ISEC 2017, Sorrento, Italy 35

Grazie tante

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), No. 41, July 2017. This keynote presentation Tu-KEY-01 was given at ISEC 2017.