mos fabrication - utep · fabrication overview ! aim of course not to teach fabrication – simply...
TRANSCRIPT
![Page 1: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/1.jpg)
MOS Fabrication
Prof. MacDonald
1
![Page 2: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/2.jpg)
Fabrication Overview
l aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process – other classes provide details (Lush, Quiñones, Zubia)
l Basic steps – photolithography – pattern setting – implantation – add dopants to silicon – deposition – add new layers (metals, oxides) – etching – take away sections of layers – oxidation – for gate oxides - need native oxide
2
![Page 3: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/3.jpg)
Fabrication
Si Wafer
Si Wafer are now migrating from 200 mm to 300 mm Generally around 25 mm thick - fragile
3
![Page 4: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/4.jpg)
Fabrication – well implant
Si Wafer
High energy implant buries well dopants deep in wafer.
photo resist pattern block
4
![Page 5: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/5.jpg)
Fabrication – well implant
Si Wafer
High energy implant buries well dopants deep in wafer.
photo resist pattern block
NWell for PFETs
5
![Page 6: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/6.jpg)
Fabrication – shallow trench iso etch
Si Wafer – P type
STI replaced natively grown field oxides in the late 90’s. Dig trench and fill it in with oxide.
NWell for PFETs PWell for NFETs
photo resist block photo resist block
6
![Page 7: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/7.jpg)
Fabrication - shallow trench iso deposit
Si Wafer – P type
All area not filled with STI is active area and is free to contain transistors.
NWell for PFETs PWell for NFETs oxide
7
![Page 8: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/8.jpg)
Fabrication – gate
Si Wafer – P type
Natively grow ultra-thin gate dielectric (15 angstroms) and deposit poly silicon as gate node.
NWell for PFETs PWell for NFETs
Very thin native oxide provides clean electrical interface.
poly silicon acts as the gate node and can withstand subsequent high temperature processing (i.e. implants) Metal used originally.
8
![Page 9: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/9.jpg)
Fabrication – source/drain implant
Si Wafer – P type
Heavy dose / lower energy implant. Gate provides mask for channel – referred to as self-aligned implant
NWell for PFETs PWell for NFETs
photo resist pattern block N+ N+
N+
P
9
![Page 10: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/10.jpg)
Fabrication – inter layer dielectric
Si Wafer – P type
Chemically deposited Oxide. New challenge is to use low k dielectrics. Mechanical problems exists.
NWell for PFETs PWell for NFETs
inter-layer dielectric
10
![Page 11: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/11.jpg)
Fabrication – inter layer dielectric
Si Wafer – P type
Contact deposition – Tungsten plugs
NWell for PFETs PWell for NFETs
inter-layer dielectric
11
![Page 12: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/12.jpg)
Fabrication – metal 1 deposit
Si Wafer – P type
Traditionally aluminum, now copper
NWell for PFETs PWell for NFETs
inter-layer dielectric
12
![Page 13: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/13.jpg)
Fabrication – metal 2 and beyond
Si Wafer – P type
repeat – deposit ILD, etch and deposit vias, deposit metal and etch. Most chips today have 7 layers of metal.
NWell for PFETs PWell for NFETs
inter-layer dielectric
13
![Page 14: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/14.jpg)
Fabrication – metal 2 and beyond
14
![Page 15: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/15.jpg)
Fabrication – metal 2 and beyond
15
![Page 16: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/16.jpg)
Schematic of inverter
I1
I2 out in
inverter is simplest CMOS circuit input low – PFET turns on NFET turns off output pulled high input high – PFET turn off, NFET turns on output pulled low 16
![Page 17: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/17.jpg)
Layout of inverter – top view
start with n-well (p-well block) for location of PFETs NFETs can be anywhere else 17
![Page 18: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/18.jpg)
Layout of inverter – top view
create active area. ISO exists everywhere else.
18
![Page 19: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/19.jpg)
Layout of inverter – top view
grow gate oxide, deposit poly, where poly crosses active area you have a transistor.
n-well
19
![Page 20: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/20.jpg)
Layout of inverter – top view
Channel length defines process node (e.g. 0.25u, 180nm, 130nm, 90nm, 60nm, 45nm, 35nm, 22nm etc).
n-well minimum photo-lithographical dimension
20
![Page 21: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/21.jpg)
Layout of inverter – top view
Width of active area defines width of transistor. The wider the more drive current. PFETs generally are wider as holes have less mobility than electrons.
n-well
W
W
21
![Page 22: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/22.jpg)
Layout of inverter – top view
deposit contacts and metal 1 connections
n-well
drain
drain
source
source
gate
vdd
gnd
input output
well ties keep PWELL grounded and NWELL at Vdd
22
![Page 23: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/23.jpg)
Layout of inverter – top view
n-well
drain
drain
source
source
gate
vdd
gnd
input
I1
I2 out in
I1
I2
23
![Page 24: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/24.jpg)
Chip Circuit Rows
single circuit row
nwell
pwell
24
![Page 25: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/25.jpg)
Chip Circuit Rows
single circuit row
our inverter
25
![Page 26: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/26.jpg)
Chip Circuit Rows
single circuit row
our inverter
26
![Page 27: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/27.jpg)
Chip Circuit Rows
single circuit row NAND NOR our inverter
Flip Flop
inv inv 3 input NAND
3 input NOR
full adder
This what a chip looks like to logic designers – no transistors just logic blocks. Routing not shown. 27
![Page 28: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/28.jpg)
Die Photo – PowerPC 970 64 bit uP
28
![Page 29: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/29.jpg)
Die Photo – PowerPC 405LP
29
![Page 30: mos fabrication - UTEP · Fabrication Overview ! aim of course not to teach fabrication – simply an overview of basic steps – circuit designers need to understand process –](https://reader034.vdocument.in/reader034/viewer/2022042211/5eaff75eb4a15c639848c562/html5/thumbnails/30.jpg)
Die Photo – Pentium
30