novel reconfigurable silicon physical unclonable functions

23
Novel Reconfigurable Silicon Novel Reconfigurable Silicon Physical Unclonable Physical Unclonable Functions Functions Yingjie Lao and Keshab K. Parhi Yingjie Lao and Keshab K. Parhi Department of Electrical and Computer Department of Electrical and Computer Engineering Engineering University of Minnesota, Twin Cities University of Minnesota, Twin Cities April 11 April 11 th th , 2011 , 2011 FDSCPS 2011

Upload: ginny

Post on 02-Feb-2016

68 views

Category:

Documents


0 download

DESCRIPTION

Novel Reconfigurable Silicon Physical Unclonable Functions. Yingjie Lao and Keshab K. Parhi Department of Electrical and Computer Engineering University of Minnesota, Twin Cities April 11 th , 2011. 1. Introductions. 2. Solutions. 3. Experimental Results. 4. Summary and Future Work. - PowerPoint PPT Presentation

TRANSCRIPT

Page 1: Novel Reconfigurable Silicon Physical Unclonable Functions

Novel Reconfigurable Silicon Novel Reconfigurable Silicon Physical Unclonable FunctionsPhysical Unclonable Functions

Yingjie Lao and Keshab K. ParhiYingjie Lao and Keshab K. Parhi

Department of Electrical and Computer Department of Electrical and Computer EngineeringEngineering

University of Minnesota, Twin CitiesUniversity of Minnesota, Twin Cities

April 11April 11thth, 2011, 2011

FDSCPS 2011

Page 2: Novel Reconfigurable Silicon Physical Unclonable Functions

Outline

Summary and Future Work4.

Experimental Results3.

Solutions2.

Introductions1.

Page 3: Novel Reconfigurable Silicon Physical Unclonable Functions

Motivation

“It is estimated that as much as 10% of all high-tech products sold globally are counterfeit which leads to a conservative estimate of $100 billion of revenue loss.”

[Guajardo et al, 2008]

Several invasive and semi-invasive physical tampering methods have been developed, which made it possible to learn the ROM- based keys through attacks and compromise

systems by using counterfeit copies of the secret information.

Page 4: Novel Reconfigurable Silicon Physical Unclonable Functions

Introduction

Physical Unclonable Functions(PUFs) -a function which is an innovative circuit primitive that

exploits the unique intrinsic uncontrollable physical features which are introduced by manufacturing process variations.

Physical Objects

Process Variations

Unpredictable Behavior

Easy to Evaluate

Hard to Clone

PUFPUFPUFPUF

Anti-counterfeiting marks for ICs

Page 5: Novel Reconfigurable Silicon Physical Unclonable Functions

Previous Work

Ravikanth et. al proposed the first PUF in literature in 2001. After that, several research groups have developed a variety types of PUFs. At the same time, commercialization of the PUFs also has led to some startups.

S-RAM PUF[Guajardo et al., Su et al. 2007]

MUX Silicon PUF[Gassend et al. 2002]

FPGA "butterfly“ PUF[Kumar et al. 2008]

Ring Oscillator Silicon PUF[Edward et al. 2002]

Page 6: Novel Reconfigurable Silicon Physical Unclonable Functions

Problem for Static PUF

Reconfigurable PUF: updatable

Challenge-like

Challenge-like

Vulnerable to attacks & Poor performance.

The frequencies of ring oscillators can be evaluated by attackers

Reconfigurable RO Silicon PUF

Hard to implement: lower level design detail, symmetrical routing

FPGA based

Reconfigurability for PUF is desirable:1.To updatable authentication keys2.To improve the security, as we can reconfigure the challenge-response behaviors

Page 7: Novel Reconfigurable Silicon Physical Unclonable Functions

Outline

Summary and Future Work4.

Experimental Results3.

Solutions2.

Introductions1.

Page 8: Novel Reconfigurable Silicon Physical Unclonable Functions

SolutionsNon-FPGA based methods

1.Reconfigurable Challenge- Response Behaviors

PUFn

(Challenge) Response

2. Reconfigurable PUF Circuits

Page 9: Novel Reconfigurable Silicon Physical Unclonable Functions

Method One (I)

LFSR (Linear Feedback

Shift Register)

Hash Function

Pre-process Challenge

- To generate new sets of challenge bits, while ensure the security

Page 10: Novel Reconfigurable Silicon Physical Unclonable Functions

Method One (II)

Output Recombination

Similar idea used in prior Ring Oscillator PUF

No correlation amongdifferent outputs

Page 11: Novel Reconfigurable Silicon Physical Unclonable Functions

Method Two (I)

Reconfigurable Feed-Forward PUFWhy feed-forward?- Add nonlinearity into PUF, make it hard to model, improve the security

Types of feed-forward?1. Feed-forward Cascade2. Feed-forward Overlap3. Feed-forward Separate

[Lee et al, 2004]

Page 12: Novel Reconfigurable Silicon Physical Unclonable Functions

Method Two (I)

Reconfigurable Feed-Forward PUF- Can be configured among the 3 different types of

feed-forward structures

Page 13: Novel Reconfigurable Silicon Physical Unclonable Functions

Method Two (II)

MUX and DeMUX PUF- Can choose to skip some stages instead of

propagating the rising edge signal successively

Page 14: Novel Reconfigurable Silicon Physical Unclonable Functions

Outline

Summary and Future Work4.

Experimental Results3.

Solutions2.

Introductions1.

Page 15: Novel Reconfigurable Silicon Physical Unclonable Functions

Experiment

Methodology-SPICE Simulation-65nm technology-Parameter Model from SSTA

(Statistical Static Timing Analysis)

Measurements: -Security: Inter-Chip Variations -Reliability: Intra-Chip Variations -Reconfigurability

Page 16: Novel Reconfigurable Silicon Physical Unclonable Functions

Result I

StructuresInter-chip Variation Intra-chip Variation

Max Min Max Avg

Non-feed-forward

59% 22% 13% 5.8%

Feed-forward Overlap

66% 27% 15% 8.7%

Feed-forward Cascade

64% 25% 20% 10.7%

Feed-forward Separate

65% 26% 17% 9.9%

Reconfigurable Feed-forward

65% 25% 19% 10.3%

MUX and DeMUX 57% 23% 16% 7.1%

*Variation is the Hamming Distance of two digital responses divided by the total bit length ( challenge and response both have 100 bits in our simulation)

Page 17: Novel Reconfigurable Silicon Physical Unclonable Functions

Result II

StructuresReconfigurability

Max Avg Min

Challenge LFSR 44% 34.6% 28%

Challenge Hash 42% 28.3% 19%

Output Recombination

57% 38.9% 25%

Reconfigurable Feed-forward

47% 32.4% 22%

MUX and DeMUX 33% 24.7% 13%

*Reconfigurability is the Hamming Distance of two digital responses, which we generated by only altering the configure data but fixing the challenge bits, then divided by the total bit length ( Used to test the randomness )

Page 18: Novel Reconfigurable Silicon Physical Unclonable Functions

Outline

Summary and Future Work4.

Experimental Results3.

Solutions2.

Introductions1.

Page 19: Novel Reconfigurable Silicon Physical Unclonable Functions

Summary

Problem: reconfigurable PUFNovel non-FPGA based methods: - Reconfigurable CRPs - Reconfigurable PUF circuits

Simulation results validated proposed structures

Also take the reliability and the security into consideration:

- Reconfigurable feed-forward MUX PUF has the best performance!

Page 20: Novel Reconfigurable Silicon Physical Unclonable Functions

Future Work

Strong authentication scheme for reconfigurable PUFs

Examine the properties of reconfigurable PUFs by mathematical methods

Improve the reliability and the security of reconfigurable PUFs

Page 21: Novel Reconfigurable Silicon Physical Unclonable Functions

LOGO

Page 22: Novel Reconfigurable Silicon Physical Unclonable Functions

References[1] R. Pappu, B. Recht, J. Taylor, and N. Gershenfeld, “Physical one-way functions.” Science, vol. 297(5589), p.

2026, 2002.[2] B. Gassend, D. Clarke, M. V. Dijk, and S. Devadas, “Silicon physical unclonable functions,” the 9th ACM

Conference on Computer and Communications Security, p. 160, 2002.[3] ——, “Controlled physical unclonable functions,” in Computer Security Application Conference, 2002, pp.

149–160.[4] S. Kumar, J. Guajardo, R. Maesyz, G. Schrijen, and P. Tuyls, “Extended abstract: The butterfly PUF

protecting IP on every FPGA,” Hardware-Oriented Security and Trust (HOST 2008), pp. 67–70, 2008.[5] R. Maes, P. Tuyls, and I. Verbauwhede, “Intrinsic PUFs from flip-flops on reconfigurable devices,” in Benelux

Workshop Information and System Security (WISSec 08), 2008.[6] D. E. Holcomb, W. P. Burleson, and K. Fue, “Initial SRAM state as a fingerprint and source of true random

numbers,” in Conference on RFID Security, 2007.[7] U. Ruhrmair, F. Sehnke, J. Solter, G. Dror, S. Devadas, and J. Schmidhuber, “Modeling attacks on physical

unclonable functions,” in Conference on RFID Security, 2010.[8] M. Majzoobi, F. Koushanfar, and M. Potkonjak, “Techniques for design and implementation of secure

reconfigurable PUFs,” ACM Transactions on Reconfigurable Technology and Systems, vol. 2, no. 1, pp. 1–33, 2009.

[9] D. Lim, J. W. Lee, B. Gassend, G. E. Suh, M. V. Dijk, and S. Devadas, “Extracting secret keys from integrated circuits,” IEEE Transaction on Very Large Scale Integration Systems, vol. 13, no. 10, p. 1200, 2005.

[10] H. Chang and S. Sapatnekar, “Statistical timing analysis considering spatial correlation in a pert-like traversal,” in IEEE International Conference Computer-Aided Design Integrated Circuits and Systems, 2003, pp. 621–625.

[11] J.-W. Lee, D. Lim, B. Gassend, G. E. Suh, M. van Dijk, and S. Devadas, “A technique to build a secret key in integrated circuits with identification and authentication applications,” in IEEE International Conference Computer-Aided Design Integrated Circuits and Systems, 2003, pp. 621–625.

Page 23: Novel Reconfigurable Silicon Physical Unclonable Functions

References

[12] K. Kursawe, A. Sadeghi, D. S. B. Skoric, and P. Tuyls, “Reconfigurable physical unclonable functions – enabling technology for tamper-resistant storage,” in 2nd IEEE International Workshop on Hardware-Oriented Security and Trust(HOST), 2009, pp. 22–29.

[13] A. M. S. Morozov and P. Schaumont, “An analysis of delay based PUF implementations on FPGA,” Springer, pp. 382–387, 2010.

[14] D. Merli, F. Stumpf, and C. Eckert, “Improving the quality of ring oscillator PUFs on FPGAs,” in WESS ’10 Proceedings of the 5th Workshop on Embedded Systems Security, 2010.

[15] J. Guajardo, S. S. Kumar, G.-J. Schrijen, and P. Tuyls, “FPGA intrinsic PUFs and their use for IP protection,” Cryptographic Hardware and Embedded Systems, 2007.

[16] J. Cong, “Challenges and opportunities for design innovations in nanometer technologies,” SRC Design Science Concept Paper, 1997.

[17] S. Nassif, “Delay variability: Sources, impact and trends,” in Solid-State Circuits Conference, 2000, pp. 368–369.

[18] L. Alaus, D. Noguet, and J. Palicot, “A reconfigurable linear feedback shift register operator for software defined radio terminal,” IEEE International Symposium on Wireless Pervasive Computing, 2008.

[19] P. Kitsos, N. Sklavos, N. Zervas, and O. Koufopavlou, “A reconfigurable linear feedback shift register (LFSR) for the bluetooth system,” in IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2001.

[20] M. Zeghida, B. Bouallegue, A. Baganne, and M. Machhout, “A reconfigurable implementation of the new secure hash algorithm,” Second International Conference on Availability, Reliability and Security (ARES), pp. 281–285, 2007.

[21] B. Gassend, D. Clarke, M. V. Dijk, and S. Devadas, “Silicon physical random functions,” in ACM Conference on Computer and Communications Security, 2002, pp. 148–160.