Report copyright - FPGA Prototyping - Princeton Universityparallel.princeton.edu/openpiton/tutorial_slides/hpca17/openpiton-hpca17-fpga.pdfFPGA name, Part Core Clock (1 core) Max # of Cores DDR Type,
Please pass captcha verification before submit form