rs flipflop
DESCRIPTION
nice bookTRANSCRIPT
![Page 1: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/1.jpg)
SR - LatchBy - Mayank Dixit
![Page 2: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/2.jpg)
![Page 3: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/3.jpg)
0
0
0
![Page 4: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/4.jpg)
0
0
0
Q`=1
![Page 5: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/5.jpg)
0
0
0
1
![Page 6: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/6.jpg)
0
0
0
1
0
1
![Page 7: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/7.jpg)
0
0
0
1
0
1
0
→ 1
→ 1
![Page 8: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/8.jpg)
Now Since one input of SR latch’s both NAND gates is: 0both the gates will be giving 1 as the output, no matter what other inputs are.(so we can skip checking with Q=1 and say:)Since one is Q and other is Q`; but in here these are ‘1’ (both).And this is so not a valid condition;When one is complement of other; both can’t be the same.
This is why
S R Q+
0 0 X (unused)
![Page 9: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/9.jpg)
0
1
0
Q`=1
![Page 10: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/10.jpg)
0
1
0
1 1
0
![Page 11: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/11.jpg)
0
1
0
1
1
0
→1
→1
1
1
![Page 12: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/12.jpg)
0
1
0
1
→1
→1
1
1
![Page 13: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/13.jpg)
0
1
0
1
→1
→1
1
1
1
1
→ 1
0→
![Page 14: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/14.jpg)
• Now it’s clear that this is stable condition; you repeat it again and again but this will give the same output i.e. Q=1 and Q`=0.
• Clearly this is not unstable state since value of Q and Q` is different.
• So S R Q+
0 0 X (unused)
0 1 1
![Page 15: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/15.jpg)
1
0
0
1Q` =1
![Page 16: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/16.jpg)
1
0
0
→ 11
![Page 17: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/17.jpg)
1
0
0
→ 1
→ 0
1 1
![Page 18: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/18.jpg)
S R Q+
0 0 X (unused)
0 1 1
1 0 0
![Page 19: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/19.jpg)
1
1
0
11
0
→ 1
→0
![Page 20: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/20.jpg)
![Page 21: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/21.jpg)
1
1
1
00
1
→ 0
→1
![Page 22: rs flipflop](https://reader031.vdocument.in/reader031/viewer/2022020308/55cf926c550346f57b966060/html5/thumbnails/22.jpg)
S R Q+
0 0 X (unused)
0 1 1
1 0 0
1 1 Q(if Q = 0; Q` = 0 & if Q = 1; Q` = 1)
Final Table: