shreeve dv club_ams
TRANSCRIPT
![Page 1: Shreeve dv club_ams](https://reader038.vdocument.in/reader038/viewer/2022100600/5550c766b4c905f2318b4678/html5/thumbnails/1.jpg)
Powering Your Ideas.TM
Zilker Labs September 30, 2006
Verilog-AMS for Mixed-Signal Integrated Circuits
![Page 2: Shreeve dv club_ams](https://reader038.vdocument.in/reader038/viewer/2022100600/5550c766b4c905f2318b4678/html5/thumbnails/2.jpg)
2
Introduction
Integrated Circuits are increasing in Size and complexity.More complex interface between digital and analog makes verification difficult.
![Page 3: Shreeve dv club_ams](https://reader038.vdocument.in/reader038/viewer/2022100600/5550c766b4c905f2318b4678/html5/thumbnails/3.jpg)
3
Previous Simulation Solutions
Mixed signal simulation with two simulators– Complex interface elements – Convergence issues– Slow simulation
Verilog simulation– Analog must be modeled as discrete with limited checking– No analog results
Spice simulation– Need synthesized netlists– Very slow simulation
![Page 4: Shreeve dv club_ams](https://reader038.vdocument.in/reader038/viewer/2022100600/5550c766b4c905f2318b4678/html5/thumbnails/4.jpg)
4
Verilog-AMS
Verilog-AMS is a mixed signal language and simulation tool that can be used for mixed signal modeling and simulations.Benefits of using Verilog-AMS– Simplification of modeling mixed signal circuits– Possible to greatly decrease simulation time– Mixed signal verification– Architecture design and validation
![Page 5: Shreeve dv club_ams](https://reader038.vdocument.in/reader038/viewer/2022100600/5550c766b4c905f2318b4678/html5/thumbnails/5.jpg)
5
Modeling Improvements
Verilog-AMS uses most constructs from Verilog and Verilog-A languages– Analog and digital content can be contained in one model
Signals can be declared as “logic” or “electrical”– This allows for a model to have both digital and analog I/O– If done correctly, no connect modules or interface elements
will be needed
![Page 6: Shreeve dv club_ams](https://reader038.vdocument.in/reader038/viewer/2022100600/5550c766b4c905f2318b4678/html5/thumbnails/6.jpg)
6
Modeling Necessities
Polarity of I/O and dependency on control signalsDependency on analog signals (power, biases, etc).TimingBandwidth, Slew rate, and Voltage limits of analog signals
![Page 7: Shreeve dv club_ams](https://reader038.vdocument.in/reader038/viewer/2022100600/5550c766b4c905f2318b4678/html5/thumbnails/7.jpg)
7
Special Model Considerations
Some models may be created with a fast/ accurate option
Hierarchy of circuits should match physical placement– All pin names and directions the same as the schematics– Same circuit name to be easily imported
Matching of signal types!!– Important for simulation time
![Page 8: Shreeve dv club_ams](https://reader038.vdocument.in/reader038/viewer/2022100600/5550c766b4c905f2318b4678/html5/thumbnails/8.jpg)
8
Zilker Labs Design Flow
![Page 9: Shreeve dv club_ams](https://reader038.vdocument.in/reader038/viewer/2022100600/5550c766b4c905f2318b4678/html5/thumbnails/9.jpg)
9
Successes
CVS use of netlists and modelsNo problems with analog/digital interfaces due to polarity mismatch or timing issuesLess chance for miscommunication in the conveying the operation of the circuits Fast simulation at the top level– More circuit functionality verified before tape-out– Standard testbenches with pass/ fail outputs for regression
testing
System level simulationFunctional samples at 1st Silicon
![Page 10: Shreeve dv club_ams](https://reader038.vdocument.in/reader038/viewer/2022100600/5550c766b4c905f2318b4678/html5/thumbnails/10.jpg)
10
Areas of Improvement
Incorporate models into schematic environment– Allows for common testbenches– Better verification of model accuracy
Architecture level modeling using Verilog-AMS
![Page 11: Shreeve dv club_ams](https://reader038.vdocument.in/reader038/viewer/2022100600/5550c766b4c905f2318b4678/html5/thumbnails/11.jpg)
11
Conclusion
Verilog-AMS can greatly improve design cycles by– Increasing verification of digital to analog interface at the top
level of the design– Significantly reducing the top level simulation time.– Determining appropriate analog specifications for analog
circuits.– Creating an appropriate environment for chip architecture
design.