system architecture of zxj10(v10.0)

70

Upload: minor

Post on 11-Jan-2016

37 views

Category:

Documents


1 download

DESCRIPTION

SYSTEM ARCHITECTURE OF ZXJ10(V10.0). CONTENTS Overall System Structure The Structure of Peripheral Switching Module(PSM : 8k) 4k and RLM Switching Network Module The Concrete Configuration of PSM The Structure of Background. OVERALL SYSTEM STRUCTURE. THE FEATURES OF THE ZXJ10 SWITCH. - PowerPoint PPT Presentation

TRANSCRIPT

Page 1: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)
Page 2: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

SYSTEM SYSTEM

ARCHITECTURE OF ARCHITECTURE OF

ZXJ10(V10.0) ZXJ10(V10.0)

Page 3: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

CONTENTS

•Overall System Structure

•The Structure of Peripheral Switching

Module(PSM : 8k)

•4k and RLM Switching Network Module

•The Concrete Configuration of PSM

•The Structure of Background

Page 4: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

OVERALL SYSTEM STRUCTUREOVERALL SYSTEM STRUCTURE

Page 5: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE FEATURES OF THE ZXJ10 SWITCH

• Switching Network Module (SNM)

• Message Switching Module(MSM)

• Operation and Maintenance Module (OMM)

• Peripheral Switching Module (PSM)

• Remote Switching Module (RSM)

MODULAR SYSTEM STRUCTURE

Central module

Page 6: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

SNM RSM RLM

PSM RLM

THE FEATURES OF THE ZXJ10 SWITCH

MP

PSMPSM

RSM

RLM

TCP/IP

OMM

MSM

Page 7: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

-----PSM Forms an Independent Exchange.

PSM 2Mb/s

No.7/R2To superior office

THE FEATURES OF THE ZXJ10 SWITCH

ADVANCED NETWORKING MODE

Page 8: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE FEATURES OF THE ZXJ10 SWITCH

-----The Multi-module Forms an Exchange.

With a 2-level or 3-lever Networking Capability,

Module Can Further Carry Modules.

Two Cases:

• Level -1 Is Central Module

• Level -1 Is PSM

Page 9: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

Central module

RSM

RLM

1-level

2-level

3-level

RSM

RSMRSMRSM

PSM

PSM

THE FEATURES OF THE ZXJ10 SWITCH

----CENTRAL MODULE.

Page 10: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

RLM RLMRLM

RLM1-levelPSM

PSM RSM

RSMRSM

2-level

3-level

THE FEATURES OF THE ZXJ10 SWITCH

----A SINGLE PSM

Page 11: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

PSM Access Way Fiber Bus Interface (FBI board

RSM Access Way Digital Trunk Interface (DTI) Board

Optical Digital Trunk(ODT) Board

Built-in SDH

THE FEATURES OF THE ZXJ10 SWITCH

Page 12: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE FEATURES OF THE ZXJ10 SWITCH

Fully Distributed Control Mode

Units have their own separate control

modules while the MP supervises the

overall control of all the different units.

Page 13: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

PERIPHERAL SWITCHING MODULE (PSM)

Page 14: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

MAIN FUNCTIONS OF A PSM

In the Single Modules Office ,It Performs the

PSTN,ISDN Subscriber Access and Call Handling,

In a Multi-module Office ,It Is Connected Into the

Central Module As One of the Module Offices .

Page 15: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

Control

cabinet #0

Subscriber

cabinet #1

Subscriber

cabinet #2

PSM cabinets

Subscriber

cabinet #3

Subscriber

cabinet #4

Page 16: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE ARRANGEMENT DIAGRAM OF A PSM RACK

#1 #2 #3 #4 #5  

BDT BSLC1 BSLC1 BSLC1 BSLC1 the 6th layer

BDT BSLC0 BSLC0 BSLC0 BSLC0 the 5th layer

BCTL BSLC1 BSLC1 BSLC1 BSLC1 the 4th layer

BNET BSLC0 BSLC0 BSLC0 BSLC0 the 3rd layer

BSLC1 BSLC1 BSLC1 BSLC1 BSLC1 the 2nd layer

BSLC0 BSLC0 BSLC0 BSLC0 BSLC0 the 1st layer

Page 17: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27POWB

DTI

DTI

DTI

DTI

DTI

DTI

DTI

DTI

DTI

DTI

DTI

DTI

DTI

DTI

ASIG

ASIG

POWB

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

6

5

BDT

BDT

4

BCTL

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

3

BNET

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

2

BSLC

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

1

BSLC

POWB

CKI

SYCK

SYCK

DSN

DSN

DSNI

DSNI

DSNI

DSNI

DSNI

D SNI

DSNI

DSNI

FBI

FBI

POWB

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

POWB

DTI

DTI

DTI

DTI

DTI

DTI

DTI

DTI

DTI

DTI

DTI

DTI

DTI

DTI

ASIG

ASIG

POWB

POWB

SMEM

MP

COMM

PEPD

POWB

MON

MP

COMM

COMM

COMM

COMM

COMM

POWA

SLC

POWA

SPI

SPI

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

POWA

SLC

POWA

MTT

SP

SP

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

8K SWITCHING MODULE

Page 18: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

1 2 3 4 5 6 7 8 9 10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

POWERA

  SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

  SPI

SPI

POWERA

POWERA

  SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

MTT

SP

SP

POWERA

POWERA

  SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

  SPI

SPI

POWERA

POWERA

  SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

MTT

SP

SP

POWERA

POWERA

  SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

  SPI

SPI

POWERA

POWERA

  SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

MTT

SP

SP

POWERA

Page 19: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE STRUCTURE OF A PSM

×

Digital trunk unit

Subscriber unit

MFC

DTMF

TONE

8Mb/s

FBI SNM

COMM COMMV5.2No.7

16*8Mb/s

MP0 MP1

2 Mb/s

Signaling unit

2Mb/s

Switching unit

8K 8K

Page 20: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE STRUCTURE OF THE PSM

PSM Consists of the Following Basic Parts:

•Switching Unit

•Subscriber Unit

•Digital Trunk Unit

•Analog Signaling Unit

•Control Part

•Synchronization Part

Page 21: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

1 2 3 4 5 6 7 8 9 10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

POWB

CKI

SYCK

SYCK

DSN

DSN

DSNI

BCTL

DSNI

BCTL

DSNI

DSNI

DSNI

DSNI

DSNI

DSNI

FBI

FBI

POWB

THE STRUCTURE OF THE PSM

Switching Network LayerSwitching Network Layer

Page 22: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

standby

active

working

workingactive

standby

Working Mode:

Active/Standby

MP/DSN /DSNI-SP

Page 23: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE STRUCTURE OF THE PSM

Switching Network UnitSwitching Network Unit

DSN DSN

Work mode:active /standby

DSN Unit Can Handle Time Slot Switching of the Voice Channel. And Control Message Channel

Constitution:2 DSN boards

Page 24: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

DIGITAL SWITCHING NETWORK

• 2 DSN Board in a PSM

• Working Mode :Active/standby

• Each DSN Board Is a Time Division Non-

blocking Switching Network With Embedded T&S

Structure

Page 25: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

DIGITAL SWITCHING NETWORK

Main Function:

•Performing Voice Channel Connection Switching of Subscribers Inside the Module;

•Interconnected With Central Switching Network Module to Realize Inter-module Voice Channel Connection;

•For Mp to Set up Message Switching Connection and Communication Via Semi-permanent Connections With Function Units;

Page 26: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE STRUCTURE OF A PSM

Switching network unitSwitching network unit

T networkunit

……

…...

……

…...

012

31

63

6261

32

• 64 bi-directional HW at 8Mb/s(128TS)

• a 8K×8K T network.

Page 27: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

HWS DISTRIBUTION OF DSN IN PSM

• Each DSN board has 64 HWS.

• A HW bus rate is 8Mb/s(128ts)

• Each DSN board has a capacity of 8K*8K

time slots

Page 28: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

HWS DISTRIBUTION IN PSM

DSNDSN

0123

Message communication

456

1819

Inter-module connection

63

62

Self-looping testing

Standby HW line

202122

6061

Connected with various units

Page 29: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

HWS DISTRIBUTION IN PSM

HW0~3 4HW Used for Message Communication

HW4-19 16HW Used For Inter-module Connections

HW20-61 42HW

HW62 Usually a Standby HW Line, Though It Can Also Be for Communication Between Units

Used for Self-looping TestingHW63

1HW

1HW

SN. Function

Used for Various Unit Connection

Those Starting HW20 Upward Are Used for Connection With Subscriber Units. Each Subscriber Unit Seizes Two HW Lines;

Those Starting Hw61 Downward Are Used for Connection With Digital Trunks and Analog Signaling Units. Each Unit Seizes One HW Line;

Page 30: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

DSNI(DIGITAL SWITCHING NETWORK INTERFACE BOARD)

Classification:

•An interface of MP level (MP-T network)

•An interface of SP level (SP –T network)

Page 31: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

DSNI-C (DIGITAL SWITCHING NETWORK INTERFACE BOARD)

Function:

An interface of MP level (MP- DSN)

• It Drives the Various Signals Transmitted Between MP and DSN.

• It Performs the Conversion of 8mb/s Data Stream and 2mb/s Data Stream.

• A Pair of DSNI Boards Handle 4 HWs.

MP--COMM--DSNI-C--DSN

Page 32: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

DSNI-S (DIGITAL SWITCHING NETWORK INTERFACE BOARD)

Function:

• It Drives Transmission Between Function Unit and DSN.

• No Data Rate Conversion

• A Pair of DSNI Boards Can Handle 16 HWs.

SP--DSNI-S--DSN

An interface of SP level (SP – DSN)

Page 33: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

FBI (Fiber Bus Interface)

It Applies Synchronous Multiplexing Technique and Optical Fiber Technique to Implement the Interconnections of Modules .

It Uses Two Optical Fiber Lines to Transmit up to 16 Lines of 8mb/s PCM Signals

It Can Reduce Connection Wires and Increase Anti-interference Ability of the System, and to Reduce Mutual Cross Talks Among Wires.

Page 34: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

FBI(Fiber Bus Interface)

Note :

When HW Lines 4~19 Are Used for Intra-module Unit

Connection,the FBI Board Must Be Replaced by the

DSNI.

Page 35: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE STRUCTURE OF THE PSM

Subscriber line unitSubscriber line unit

1 2 3 4 5 6 7 8 9 10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

POWA

SLC1

SLC2

SLC3

SLC4

SLC5

SLC6

SLC7

SLC8

SLC9

SLC10

SLC11

SLC12

SLC13

SLC14

SLC15

SLC16

SLC17

SLC18

SLC19

SLC20

SPI

SPI

POWA

POWA

SLC1

SLC2

SLC3

SLC4

SLC5

SLC6

SLC7

SLC8

SLC9

SLC10

SLC11

SLC12

SLC13

SLC14

SLC15

SLC16

SLC17

SLC18

SLC19

SLC20

MTT

SP

SP

POWA

Page 36: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE STRUCTURE OF THE PSM

Subscriber line unitSubscriber line unit

• 2 SP:Active/standby

• 2 SPI(SP interface);active/standby

• MTT(multi-task test board):used for subscriber line test

• Max.40 SLC(subscriber line circuit)

• Each SLC board can provides 24 subscriber lines

• A subscriber unit occupies 2 HWs and 2 Comm. ports

Page 37: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE STRUCTURE OF THE PSM

Digital trunk unitDigital trunk unit

1 2 3 4 5 6 7 8 9 10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

POWB

DTI1

DTI2

DTI3

DTI4

DTI5

DTI 6

DTI7

DTI8

DTI9

DTI10

DTI11

DTI12

DTI13

DTI14

DTI15

DTI16

POWB

Page 38: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE STRUCTURE OF THE PSM

Digital trunk unitDigital trunk unit

PCM 2Mb/s

AA DTDT BBDTDT

The Digital Trunk Unit Is the Interface Unit Between the Digital Switching System or Between Digital SPC Switches and Digital Transmission Devices.

Page 39: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE STRUCTURE OF THE PSM

Digital trunk unitDigital trunk unit

DTI

PCM1

PCM2Provide 120 digital trunk subscribers for every board

PCM3

PCM4

• One DT unit only has one DTI board

• One DTI board has 4 PCM (sub-unit)

Page 40: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE STRUCTURE OF THE PSM

Classification:

DTI can be configured asCAS

CCS

Module Connect(Connection between modules)

BRSU/ARSU (Connection with RLM/RSU)

ISDN PRA (Primary Rate ISDN)

•One digital trunk unit occupies 1 HW,1 comm. port.

Page 41: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE STRUCTURE OF THE PSM

Analog signaling unitAnalog signaling unit

• One Analog signaling unit only has one ASIG board.

• ASIG board can be configured as

---DTMF function

---MFC function

---TONE function

---CID function

---Conf. function

Page 42: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

The structure of the PSM

Analog signaling unitAnalog signaling unit

• Each ASIG Provides 120 Channels.

• One ASIG Board Is Divided Into 2 Sub-units,to Be Separately Configured.

DSP1#

DSP2#

Page 43: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

ASIG-1: With all the chip Chip 1: TONE/DTMF/MFC/CID/CONF

Chip 2: TONE/DTMF/MFC/CID /CONFASIG-2: W/O Conf. Chip for both DSPs

Chip 1: DTMF/MFC/CID Chip 2: DTMF/MFC/CID

ASIG-3: With TONE only for DSP1 Without Conf.Chip for both DSPs

Chip 1: TONE/DTMF/MFC/CID Chip 2: DTMF/MFC/CID

DSP1#

DSP2#

Page 44: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE STRUCTURE OF THE PSM

POWB

SMEM

M P

M P

COMM1

C O M M2

C O M M3

C O M M4

C O M M5

C O M M6

COMM7

COMM8

STB

STB

STB

V5

PEPD

M ON

POWB

1 2 3 4 5 6 7 8 9 10 11121314151617181920 21222324252627

Control part

Page 45: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE STRUCTURE OF THE PSM

Control part

• A Pair of Active and Standby MP

• Shared Memory Board(SMEM)

• Communication Board(COMM)

• Monitor Board(MON)

• Peripheral Environment (PEPD)

Page 46: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE VOICE CHANNEL

Suppose one subscriber in one SLU call

another subscriber in another SLU,the voice

channel will be as follows.

SP---DSNI---DSN(T-network)---DSNI---SP

Page 47: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

The Message Channel

MP

C

O

M

M

DSNIC

HW0至

HW3

DSN

SNM or other PSM

function unit

DSNI-S

FBI

Page 48: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE STRUCTURE OF THE PSM

Clock synchronous partClock synchronous part

Retrieving the reference clock from the superior

exchange(DTI or FBI) ,it provides synchronization

timing signals

SYCK CKISYCK

Working mode:Active/standby

Page 49: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

International office

Internationaloffice

TS TSLS

LS LS TMS

End officeRSM

Other country international

office

Plesiochronous

Master/slave

synchronization

BITS(building integrated

timing supply)

SYNCHRONIZATION MODE

Plesiochronous

Master/slave

synchronization

Page 50: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE STRUCTURE OF THE PSM

Clock synchronous unitClock synchronous unit

According to the reference clock generates the synchronous clock for the module or system(PSM).

SYCK(synchronization oscillator)

• 2 SYCK boards

• 1 CKI board

Page 51: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

Function is to provide generate system clock in case of reference failure for SYCK.

CKI

THE STRUCTURE OF THE PSM

Clock synchronous unitClock synchronous unit

Page 52: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

6

5

BCTN

BSLC

4

BSLC

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

3

2

1

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

POWB

SMEM

MP

COMM

COMM

TNET

PEPD

MON

COMM

TNET

ASIG

ASIG

ASIG

DTI

DTI

DTI

DTI

POWB

DTI

MP

POWA

SLC

POWA

MTT

SP

SP

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

POWA

SLC

POWA

SPI

SPI

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

COMM

COMM

COMM

POWA

SLC

POWA

MTT

SP

SP

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

POWA

SLC

POWA

MTT

SP

SP

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

POWA

SLC

POWA

SPI

SPI

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

BSLC

BSLC

BSLC

4k Switch module

Page 53: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

Flexible configuration

COMM board

9,10 slots: Inter-module communication

11,12 slots: Intra-module communication

13,14 slots: NO.7,V5 boards

ASIG board:

19-21 slots: Can share trunk slots

DT board:

22-26 slots:

25,26 slots can be shared by DTI and ODT.

PCM1

PCM2

PCM3

PCM4

E1:

Compact Switching Module

Page 54: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

HW 0-3 4 5 6 7 8 9 10-13 14-17

MP

..

ASIG

ASIG

DT

ODT

/DT

ODT

/DT

ASIG

....

DT

DT

Hw 0,2 for communication

Hw 1,3 idle

....

Hw 18-29 for SP

Page 55: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

Flexible configuration:

T Net & HW lines

HW0--HW2: Used for communication

HW1--HW3: Idle

HW4-HW6: Distributed to ASIG

HW7-HW9: Distributed to DT

HW10-HW17: Distributed to ODT

HW18-HW29: Distributed to SP

HW30-HW31: Used for self-looping

Compact switching moduleCompact switching module

Page 56: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

RLM:Remote subscriber line module , RSU

It is a subscriber unit used in a remote subscriber group .

•Each RLM is usually restricted to with in 960 subscriber lines.

•The way of connection between the PSM and RLM can be RDT board or RODT board.

RLM(RSU)RLM(RSU)

Page 57: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

6

5

BRSUBSLC

4

BSLC

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

3

2

1

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

POWB

REPD

REPD

R DT

R DT

R O DT

POWB

R DT

R DT

POWA

SLC

POWA

MTT

SP

SP

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

POWA

SLC

POWA

SPI

SPI

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

SLC

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

RSU

Page 58: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

MTT (multi-task test)board:

---used also as the DTMF number receiver and TONE voice resource.

REPD board:

----control the power board and ODT board

----clock synchronization for RLM.

Page 59: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

The Configuration of PSMThe Configuration of PSM

Page 60: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THE CIRCUIT DESCRIPTION

Format:

Module number_rack number_shelf number_board

position number_circuit serial number

Page 61: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

The circuit description

Module number:

PSM form an single module: #2

Rack number:

1 control rack and 1~4 subscriber rack.

The control rack number:#1

The subscriber rack number:#2~#5

Page 62: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

The circuit description

Shelf number:

1# ~ 6# (starting from the bottom shelf )

Board position number:

Circuit serial number:

SLC:0~23

DTI: 0~127

1# ~ #27

0#~

Page 63: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

The circuit description

Subscriber line :

•Each analog subscriber board:24 subscriber circuits

•Each shelf;20 ASLC board

•Each subscriber unit :2 shelf

•Each subscriber unit:40*24=960 subscriber lines

•Each PSM: 13 subscriber units,

13*960=12480 subscriber lines

Page 64: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

The circuit description

Digital trunk :

•Each DTI board :4 PCM

(4*2Mb/s ports=120 voice channel)

Page 65: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

The structure of The structure of

background networkbackground network

Page 66: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

MP NT Server

TCP/IP protoc

ol

NT Client NT Client

..

NT Client NT Client NT Client

router

DDNPSTN/PSPDN

MP

Page 67: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

The Network Contain 3 Types of Nodes:

• Foreground Active/standby MP

• Background Servers(server)

• Background Maintenance Terminal(clients)

The structure of background network

Page 68: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

The structure of background network

•MP (foreground ) connects with background by the

Ethernet.

•It uses the HUB to connect each other.

•The communication protocol is TCP/IP.

•The operating system of Sever and Client is

WINDOWS NT

Page 69: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

The structure of background network

Each MP and the computer in background have a IP address respectively.

The arrangement is as follows:

•1~128 identify the active/standby Mps of the 64 modules(MP nodes)

•129~133are background NT Server nodes

•134~187 are background Client nodes

•254 is for the specific alarm panel.

Page 70: SYSTEM ARCHITECTURE  OF  ZXJ10(V10.0)

THANK YOU