viva vlsi lab cycle 1

2

1. Design a Full Adder using 8:1 MUX. 2. What is a half adder? 3. What is a full adder? 4. What are the applicatins f adders? !. What is a half su"tractr? #. What is a full su"tractr? $. What are the applicatins f su"tractrs? 8. %"tain the &ini&al e'pressin fr a"(e circuits. ). *eali+e a full adder using t, half adders )- *eali+e a full su"tractrs using t, half su"tractrs. 1 .What is a ripple Adder? What are its disad(antages? 11.What is a &ultiple'er? 12. What is a de/&ultiple'er? 13. What are the applicatins f &ultiple'er and de/&ultiple'er? 14. Deri(e the 0lean e'pressin fr &ultiple'er and de/&ultiple'er. 1!. , d u reali+e a gi(en functin using &ultiple'er 1#. What is the di erence "et,een &ultiple'er de&ultiple'er? 1$. 5n 2n t 1 &ultiple'er h, &an selectin lines are there? 18.6nstruct 1#:1 MUX using 8:1 MUX. 1).What are the applicatins f decder? 2 . What is the di erence "et,een decder encder? 21. Fr n/ 2n decder h, &an i7p lines h, &an 7p lines? 22.What is a pririt encder? 23. What is the rle f an encder in c&&unicatin? 24.What is the di erence "et,een Flip/Flp latch? 2!.What are the applicatins f di erent Flip/Flps? 2#.What is the relatin "et,een prpagatin dela clc fre9uenc f ip/ p? 2$.What is race arund in ip/ p h, t (er c&e it? 28.6n(ert the ; < Flip/Flp int D ip/ p and = ip/ p? 2).What is the di erence "et,een the >e9uential the c&"inatinal gic circuit? 3 .What ad(antage des a ;/< Flip/ p ha(e (er an >/*? 31.Design a full adder using &ultiple'er 32.5&ple&ent the functin F @A 0 6- BC& @ 1 3 4- using &ultiple'er 33.

Upload: nkncn

Post on 04-Oct-2015

219 views

Category:

Documents

0 download

Report

Download

Embed Size (px):

DESCRIPTION

some questions

TRANSCRIPT

1. Design a Full Adder using 8:1 MUX.2. What is a half adder?

3. What is a full adder?

4. What are the applications of adders?

5. What is a half subtractor?

6. What is a full subtractor?

7. What are the applications of subtractors? 8. Obtain the minimal expression for above circuits.

9. Realize a full adder using two half adders 9) Realize a full subtractors using two half subtractors.10. What is a ripple Adder? What are its disadvantages?

11. What is a multiplexer?

12. What is a de-multiplexer?

13. What are the applications of multiplexer and de-multiplexer?

14. Derive the Boolean expression for multiplexer and de-multiplexer.

15. How do you realize a given function using multiplexer

16. What is the difference between multiplexer & demultiplexer?

17. In 2n to 1 multiplexer how many selection lines are there?

18. Construct 16:1 MUX using 8:1 MUX.

19. What are the applications of decoder?

20. What is the difference between decoder & encoder?

21. For n- 2n decoder how many i/p lines & how many o/p lines?

22. What is a priority encoder?

23. What is the role of an encoder in communication?

24. What is the difference between Flip-Flop & latch?

25. What are the applications of different Flip-Flops?

26. What is the relation between propagation delay & clock frequency of flip-flop?

27. What is race around in flip-flop & how to over come it?

28. Convert the J K Flip-Flop into D flip-flop and T flip-flop?

29. What is the difference between the Sequential & the combinational Logic circuit?

30. What advantage does a J-K Flip-flop have over an S-R?31. Design a full adder using multiplexer

32. Implement the function F (A, B, C) =m (0, 1, 3, 4) using multiplexer

CMOS VLSI Design - pdfs.semanticscholar.org · Mead & Conway, Introduction to VLSI Systems ... Uyemura, Introduction to VLSI Circuits and Systems Wolf, Modern VLSI Design

Surviving the Viva - Shinton Consulting the Viva ! ... atoms/files/copsupervisorsresearchstudents.pdf So why do we have a viva..? ! ... implications of your work ? Potential mini viva

VLSI Made Easy_ VLSI Interview Questions

Robust Low Power VLSI R obust L ow P ower VLSI A Method to Implement Low Energy Read Operations, and Single Cycle Write after Read in Subthreshold SRAMs

Vlsi Es Es Vlsi Vlsi Es Es Vlsid Final (1)

NEWSLETTER YEAR: 2014-2015 - viva-technology.org · NEWSLETTER YEAR: 2014-2015 ... VLSI, Wireless Networking, Embedded systems, Robotics, ... Faculty Co-coordinator for Student Projects

VLSI Introduction to VLSI Systems - Mead & Conway

VLSI Question Bank Vlsi

Es Vlsi Vlsi Es Es Vlsi Vlsi Es Vlsi Esd

Introduction to VLSI Design - VLSI-EDA Laboratory

M .TECH INTEGRATED ECE (VLSI) - …bhagwantuniversity.ac.in/wp-content/uploads/2015/07/integrated-M...M .TECH INTEGRATED ECE (VLSI) ... Viva Voce 6 0 0 6 2 10IVL ... Bridges De-sauty

Viva la Vida · 2016. 3. 1. · Viva la Vida Viva la Vida Viva la Vida Viva la Vida Viva la Vida Viva la Vida Viva la Vida Viva la Vida Viva la Vida Viva la Vida Day of the Dead Educational

Vlsi&Es Es&Vlsi Vlsi&Es Es&Vlsid Final

ATTACHMENT 2 - YRT · is the YRT/Viva 2016-2020 Strategic Plan that will guide YRT/Viva through the GTA Rapid Transit Integration phase of the Transit Life Cycle. This plan outlines

Neuromorphic VLSI Neuromorphic VLSI Systems

ENHANCING AND VALIDATING SERVICE ... - e-viva – E-VIVA

COURSE STRUCTURE & SYLLABUS M.Tech ECE VLSI, VLSI …

The Viva Vegas Burger £10.50 Knockout Viva Chilli£11.95

Vlsi Vlsid Vlsisd Vlsi & Me (1)

THE VLSI INDUSTRY - An Overview of Market, Job Functions And Product Development Cycle

VLSI, VLSI System & VLSI system design

CMOS VLSI _ CMOS VLSI DESIGN.pdf

Business Cycle Eco Viva Sybms

M.Tech – VLSI and Embedded Systems. - JNTU-Anantapur. - VLSI and... · ... Embedded Systems and VLSI and VLSI and Embedded Systems Design ... Modern VLSI Design, 3rd Edition,

Design of Fast Low-Cost Implementation of Single-Clock-Cycle Binary Comparator · Digital VLSI design VLSI Design Lab ABV-IIITM Gwalior Design of Fast Low-Cost Implementation of Single-Clock-Cycle

BACKEND DESIGNisg/VLSI/BACKEND-DESIGN.pdf · 2 3 VLSI Design Cycle • Large number of devices • Optimization requirements for high performance • Time-to-market competition •

YRT Routes Viva blue Viva blue A Richmond Hill Viva purple ... · YRT Routes Viva blue Viva blue A Viva purple Viva pink Viva orange 3 20 96 165 165F Thornhill Jane Keele-Yonge Weston

VLSI Design Styles - ERNETisg/VLSI/VLSI-design-styles.pdf · 1 VLSI Design Styles Basic Concepts in VLSI Ph sicalBasic Concepts in VLSI Physical Design Automation

Leica Viva TS11 - logicaequipamientos.comlogicaequipamientos.com/u/ficheros/productos/Leica Viva TS11.1.pdf · Leica Viva Smart Station Add-on Con PinPoint EDM, Viva TPS proporciona

Post-Graduate programme M.Tech.(VLSI & EMBEDDED SYSTEMS) SCHEME_SYLLABI... · 2020. 8. 26. · VLSI 2.8 Embedded Systems Laboratory - 3 3 50 3 50 100 2 VLSI 2.9 Comprehensive Viva-Voce